2 * Copyright 2011 Freescale Semiconductor
3 * Author: Mingkai Hu <Mingkai.hu@freescale.com>
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License as published by the Free
7 * Software Foundation; either version 2 of the License, or (at your option)
10 * This file provides support for the board-specific CPLD used on some Freescale
13 * The following macros need to be defined:
15 * CPLD_BASE - The virtual address of the base of the CPLD register map
25 static u8 __cpld_read(unsigned int reg)
27 void *p = (void *)CPLD_BASE;
31 u8 cpld_read(unsigned int reg) __attribute__((weak, alias("__cpld_read")));
33 static void __cpld_write(unsigned int reg, u8 value)
35 void *p = (void *)CPLD_BASE;
37 out_8(p + reg, value);
39 void cpld_write(unsigned int reg, u8 value)
40 __attribute__((weak, alias("__cpld_write")));
43 * Reset the board. This honors the por_cfg registers.
45 void __cpld_reset(void)
47 CPLD_WRITE(system_rst, 1);
49 void cpld_reset(void) __attribute__((weak, alias("__cpld_reset")));
52 * Set the boot bank to the alternate bank
54 void __cpld_set_altbank(void)
56 u8 reg5 = CPLD_READ(sw_ctl_on);
58 CPLD_WRITE(sw_ctl_on, reg5 | CPLD_SWITCH_BANK_ENABLE);
59 CPLD_WRITE(fbank_sel, 1);
60 CPLD_WRITE(system_rst, 1);
62 void cpld_set_altbank(void)
63 __attribute__((weak, alias("__cpld_set_altbank")));
66 * Set the boot bank to the default bank
68 void __cpld_set_defbank(void)
70 CPLD_WRITE(system_rst_default, 1);
72 void cpld_set_defbank(void)
73 __attribute__((weak, alias("__cpld_set_defbank")));
76 static void cpld_dump_regs(void)
78 printf("cpld_ver = 0x%02x\n", CPLD_READ(cpld_ver));
79 printf("cpld_ver_sub = 0x%02x\n", CPLD_READ(cpld_ver_sub));
80 printf("pcba_ver = 0x%02x\n", CPLD_READ(pcba_ver));
81 printf("system_rst = 0x%02x\n", CPLD_READ(system_rst));
82 printf("sw_ctl_on = 0x%02x\n", CPLD_READ(sw_ctl_on));
83 printf("por_cfg = 0x%02x\n", CPLD_READ(por_cfg));
84 printf("switch_strobe = 0x%02x\n", CPLD_READ(switch_strobe));
85 printf("jtag_sel = 0x%02x\n", CPLD_READ(jtag_sel));
86 printf("sdbank1_clk = 0x%02x\n", CPLD_READ(sdbank1_clk));
87 printf("sdbank2_clk = 0x%02x\n", CPLD_READ(sdbank2_clk));
88 printf("fbank_sel = 0x%02x\n", CPLD_READ(fbank_sel));
89 printf("serdes_mux = 0x%02x\n", CPLD_READ(serdes_mux));
90 printf("SW[2] = 0x%02x\n", in_8(&CPLD_SW(2)));
95 int cpld_cmd(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
100 return cmd_usage(cmdtp);
102 if (strcmp(argv[1], "reset") == 0) {
103 if (strcmp(argv[2], "altbank") == 0)
107 } else if (strcmp(argv[1], "lane_mux") == 0) {
108 u32 lane = simple_strtoul(argv[2], NULL, 16);
109 u8 val = (u8)simple_strtoul(argv[3], NULL, 16);
110 u8 reg = CPLD_READ(serdes_mux);
114 reg &= ~SERDES_MUX_LANE_6_MASK;
115 reg |= val << SERDES_MUX_LANE_6_SHIFT;
118 reg &= ~SERDES_MUX_LANE_A_MASK;
119 reg |= val << SERDES_MUX_LANE_A_SHIFT;
122 reg &= ~SERDES_MUX_LANE_C_MASK;
123 reg |= val << SERDES_MUX_LANE_C_SHIFT;
126 reg &= ~SERDES_MUX_LANE_D_MASK;
127 reg |= val << SERDES_MUX_LANE_D_SHIFT;
130 printf("Invalid value\n");
134 CPLD_WRITE(serdes_mux, reg);
136 } else if (strcmp(argv[1], "dump") == 0) {
140 rc = cmd_usage(cmdtp);
146 cpld_cmd, CONFIG_SYS_MAXARGS, 1, cpld_cmd,
147 "Reset the board or pin mulexing selection using the CPLD sequencer",
148 "reset - hard reset to default bank\n"
149 "cpld_cmd reset altbank - reset to alternate bank\n"
150 "cpld_cmd lane_mux <lane> <mux_value> - set multiplexed lane pin\n"
151 " lane 6: 0 -> slot1\n"
152 " 1 -> SGMII (Default)\n"
153 " lane a: 0 -> slot2\n"
154 " 1 -> AURORA (Default)\n"
155 " lane c: 0 -> slot2\n"
156 " 1 -> SATA0 (Default)\n"
157 " lane d: 0 -> slot2\n"
158 " 1 -> SATA1 (Default)\n"
160 "cpld_cmd dump - display the CPLD registers\n"