]> git.sur5r.net Git - u-boot/blob - board/google/chromebook_samus/Kconfig
x86: kconfig: Let board select SPI flash
[u-boot] / board / google / chromebook_samus / Kconfig
1 if TARGET_CHROMEBOOK_SAMUS
2
3 config SYS_BOARD
4         default "chromebook_samus"
5
6 config SYS_VENDOR
7         default "google"
8
9 config SYS_SOC
10         default "broadwell"
11
12 config SYS_CONFIG_NAME
13         default "chromebook_samus"
14
15 config SYS_TEXT_BASE
16         default 0xffe00000
17
18 config BOARD_SPECIFIC_OPTIONS # dummy
19         def_bool y
20         select X86_RESET_VECTOR
21         select INTEL_BROADWELL
22         select HAVE_INTEL_ME
23         select BOARD_ROMSIZE_KB_8192
24         select SPI_FLASH_WINBOND
25
26 config PCIE_ECAM_BASE
27         default 0xf0000000
28
29 config EARLY_POST_CROS_EC
30         bool "Enable early post to Chrome OS EC"
31         default y
32
33 config SYS_CAR_ADDR
34         hex
35         default 0xff7c0000
36
37 config SYS_CAR_SIZE
38         hex
39         default 0x40000
40
41 endif