2 * Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
3 * Copyright (C) 2013 Imagination Technologies
5 * SPDX-License-Identifier: GPL-2.0
12 #include <pci_gt64120.h>
13 #include <pci_msc01.h>
17 #include <asm/addrspace.h>
19 #include <asm/malta.h>
35 static void malta_lcd_puts(const char *str)
38 void *reg = (void *)CKSEG1ADDR(MALTA_ASCIIPOS0);
40 /* print up to 8 characters of the string */
41 for (i = 0; i < min((int)strlen(str), 8); i++) {
42 __raw_writel(str[i], reg);
43 reg += MALTA_ASCIIPOS1 - MALTA_ASCIIPOS0;
46 /* fill the rest of the display with spaces */
48 __raw_writel(' ', reg);
49 reg += MALTA_ASCIIPOS1 - MALTA_ASCIIPOS0;
53 static enum core_card malta_core_card(void)
56 const void *reg = (const void *)CKSEG1ADDR(MALTA_REVISION);
58 rev = __raw_readl(reg);
59 corid = (rev & MALTA_REVISION_CORID_MSK) >> MALTA_REVISION_CORID_SHF;
62 case MALTA_REVISION_CORID_CORE_LV:
65 case MALTA_REVISION_CORID_CORE_FPGA6:
73 static enum sys_con malta_sys_con(void)
75 switch (malta_core_card()) {
77 return SYSCON_GT64120;
83 return SYSCON_UNKNOWN;
87 phys_size_t initdram(int board_type)
89 return CONFIG_SYS_MEM_SIZE;
96 malta_lcd_puts("U-boot");
97 puts("Board: MIPS Malta");
99 core = malta_core_card();
110 puts(" CoreUnknown");
117 int board_eth_init(bd_t *bis)
119 return pci_eth_init(bis);
122 void _machine_restart(void)
124 void __iomem *reset_base;
126 reset_base = (void __iomem *)CKSEG1ADDR(MALTA_RESET_BASE);
127 __raw_writel(GORESET, reset_base);
131 int board_early_init_f(void)
135 /* choose correct PCI I/O base */
136 switch (malta_sys_con()) {
138 io_base = (void *)CKSEG1ADDR(MALTA_GT_PCIIO_BASE);
142 io_base = (void *)CKSEG1ADDR(MALTA_MSC01_PCIIO_BASE);
149 /* setup FDC37M817 super I/O controller */
150 malta_superio_init(io_base);
155 int misc_init_r(void)
162 struct serial_device *default_serial_console(void)
164 switch (malta_sys_con()) {
166 return &eserial1_device;
170 return &eserial2_device;
174 void pci_init_board(void)
180 switch (malta_sys_con()) {
182 set_io_port_base(CKSEG1ADDR(MALTA_GT_PCIIO_BASE));
184 gt64120_pci_init((void *)CKSEG1ADDR(MALTA_GT_BASE),
185 0x00000000, 0x00000000, CONFIG_SYS_MEM_SIZE,
186 0x10000000, 0x10000000, 128 * 1024 * 1024,
187 0x00000000, 0x00000000, 0x20000);
192 set_io_port_base(CKSEG1ADDR(MALTA_MSC01_PCIIO_BASE));
194 msc01_pci_init((void *)CKSEG1ADDR(MALTA_MSC01_PCI_BASE),
195 0x00000000, 0x00000000, CONFIG_SYS_MEM_SIZE,
196 MALTA_MSC01_PCIMEM_MAP,
197 CKSEG1ADDR(MALTA_MSC01_PCIMEM_BASE),
198 MALTA_MSC01_PCIMEM_SIZE, MALTA_MSC01_PCIIO_MAP,
199 0x00000000, MALTA_MSC01_PCIIO_SIZE);
203 bdf = pci_find_device(PCI_VENDOR_ID_INTEL,
204 PCI_DEVICE_ID_INTEL_82371AB_0, 0);
206 panic("Failed to find PIIX4 PCI bridge\n");
208 /* setup PCI interrupt routing */
209 pci_write_config_byte(bdf, PCI_CFG_PIIX4_PIRQRCA, 10);
210 pci_write_config_byte(bdf, PCI_CFG_PIIX4_PIRQRCB, 10);
211 pci_write_config_byte(bdf, PCI_CFG_PIIX4_PIRQRCC, 11);
212 pci_write_config_byte(bdf, PCI_CFG_PIIX4_PIRQRCD, 11);
214 /* mux SERIRQ onto SERIRQ pin */
215 pci_read_config_dword(bdf, PCI_CFG_PIIX4_GENCFG, &val32);
216 val32 |= PCI_CFG_PIIX4_GENCFG_SERIRQ;
217 pci_write_config_dword(bdf, PCI_CFG_PIIX4_GENCFG, val32);
219 /* enable SERIRQ - Linux currently depends upon this */
220 pci_read_config_byte(bdf, PCI_CFG_PIIX4_SERIRQC, &val8);
221 val8 |= PCI_CFG_PIIX4_SERIRQC_EN | PCI_CFG_PIIX4_SERIRQC_CONT;
222 pci_write_config_byte(bdf, PCI_CFG_PIIX4_SERIRQC, val8);
224 bdf = pci_find_device(PCI_VENDOR_ID_INTEL,
225 PCI_DEVICE_ID_INTEL_82371AB, 0);
227 panic("Failed to find PIIX4 IDE controller\n");
229 /* enable bus master & IO access */
230 val32 |= PCI_COMMAND_MASTER | PCI_COMMAND_IO;
231 pci_write_config_dword(bdf, PCI_COMMAND, val32);
234 pci_write_config_byte(bdf, PCI_LATENCY_TIMER, 0x40);
237 pci_write_config_dword(bdf, PCI_CFG_PIIX4_IDETIM_PRI,
238 PCI_CFG_PIIX4_IDETIM_IDE);
239 pci_write_config_dword(bdf, PCI_CFG_PIIX4_IDETIM_SEC,
240 PCI_CFG_PIIX4_IDETIM_IDE);