2 * Copyright (C) 2006 Freescale Semiconductor, Inc.
3 * Dave Liu <daveliu@freescale.com>
5 * Copyright (C) 2007 Logic Product Development, Inc.
6 * Peter Barada <peterb@logicpd.com>
8 * Copyright (C) 2007 MontaVista Software, Inc.
9 * Anton Vorontsov <avorontsov@ru.mvista.com>
11 * (C) Copyright 2008 - 2010
12 * Heiko Schocher, DENX Software Engineering, hs@denx.de.
14 * SPDX-License-Identifier: GPL-2.0+
24 #include <asm/processor.h>
29 #include "../common/common.h"
31 const qe_iop_conf_t qe_iop_conf_tab[] = {
32 /* port pin dir open_drain assign */
33 #if defined(CONFIG_MPC8360)
35 {0, 1, 3, 0, 2}, /* MDIO */
36 {0, 2, 1, 0, 1}, /* MDC */
39 {1, 14, 1, 0, 1}, /* TxD0 */
40 {1, 15, 1, 0, 1}, /* TxD1 */
41 {1, 20, 2, 0, 1}, /* RxD0 */
42 {1, 21, 2, 0, 1}, /* RxD1 */
43 {1, 18, 1, 0, 1}, /* TX_EN */
44 {1, 26, 2, 0, 1}, /* RX_DV */
45 {1, 27, 2, 0, 1}, /* RX_ER */
46 {1, 24, 2, 0, 1}, /* COL */
47 {1, 25, 2, 0, 1}, /* CRS */
48 {2, 15, 2, 0, 1}, /* TX_CLK - CLK16 */
49 {2, 16, 2, 0, 1}, /* RX_CLK - CLK17 */
52 {5, 0, 1, 0, 2}, /* UART2_SOUT */
53 {5, 2, 1, 0, 1}, /* UART2_RTS */
54 {5, 3, 2, 0, 2}, /* UART2_SIN */
55 {5, 1, 2, 0, 3}, /* UART2_CTS */
56 #elif !defined(CONFIG_MPC8309)
58 {0, 16, 1, 0, 3}, /* LA00 */
59 {0, 17, 1, 0, 3}, /* LA01 */
60 {0, 18, 1, 0, 3}, /* LA02 */
61 {0, 19, 1, 0, 3}, /* LA03 */
62 {0, 20, 1, 0, 3}, /* LA04 */
63 {0, 21, 1, 0, 3}, /* LA05 */
64 {0, 22, 1, 0, 3}, /* LA06 */
65 {0, 23, 1, 0, 3}, /* LA07 */
66 {0, 24, 1, 0, 3}, /* LA08 */
67 {0, 25, 1, 0, 3}, /* LA09 */
68 {0, 26, 1, 0, 3}, /* LA10 */
69 {0, 27, 1, 0, 3}, /* LA11 */
70 {0, 28, 1, 0, 3}, /* LA12 */
71 {0, 29, 1, 0, 3}, /* LA13 */
72 {0, 30, 1, 0, 3}, /* LA14 */
73 {0, 31, 1, 0, 3}, /* LA15 */
76 {3, 4, 3, 0, 2}, /* MDIO */
77 {3, 5, 1, 0, 2}, /* MDC */
80 {1, 18, 1, 0, 1}, /* TxD0 */
81 {1, 19, 1, 0, 1}, /* TxD1 */
82 {1, 22, 2, 0, 1}, /* RxD0 */
83 {1, 23, 2, 0, 1}, /* RxD1 */
84 {1, 26, 2, 0, 1}, /* RxER */
85 {1, 28, 2, 0, 1}, /* Rx_DV */
86 {1, 30, 1, 0, 1}, /* TxEN */
87 {1, 31, 2, 0, 1}, /* CRS */
88 {3, 10, 2, 0, 3}, /* TxCLK->CLK17 */
92 {0, 0, 0, 0, QE_IOP_TAB_END},
95 static int board_init_i2c_busses(void)
97 I2C_MUX_DEVICE *dev = NULL;
98 uchar *dtt_bus = (uchar *)"pca9547:70:a";
100 /* Set up the Bus for the DTTs */
101 dev = i2c_mux_ident_muxstring(dtt_bus);
103 printf("Error couldn't add Bus for DTT\n");
108 #if defined(CONFIG_SUVD3)
109 const uint upma_table[] = {
110 0x1ffedc00, 0x0ffcdc80, 0x0ffcdc80, 0x0ffcdc04, /* Words 0 to 3 */
111 0x0ffcdc00, 0xffffcc00, 0xffffcc01, 0xfffffc01, /* Words 4 to 7 */
112 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 8 to 11 */
113 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 12 to 15 */
114 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 16 to 19 */
115 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 20 to 23 */
116 0x9cfffc00, 0x00fffc80, 0x00fffc80, 0x00fffc00, /* Words 24 to 27 */
117 0xffffec04, 0xffffec01, 0xfffffc01, 0xfffffc01, /* Words 28 to 31 */
118 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 32 to 35 */
119 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 36 to 39 */
120 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 40 to 43 */
121 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 44 to 47 */
122 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 48 to 51 */
123 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 52 to 55 */
124 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01, /* Words 56 to 59 */
125 0xfffffc01, 0xfffffc01, 0xfffffc01, 0xfffffc01 /* Words 60 to 63 */
129 static int piggy_present(void)
131 struct km_bec_fpga __iomem *base =
132 (struct km_bec_fpga __iomem *)CONFIG_SYS_KMBEC_FPGA_BASE;
134 return in_8(&base->bprth) & PIGGY_PRESENT;
137 #if defined(CONFIG_KMVECT1)
138 int ethernet_present(void)
140 /* ethernet port connected to simple switch without piggy */
144 int ethernet_present(void)
146 return piggy_present();
151 int board_early_init_r(void)
153 struct km_bec_fpga *base =
154 (struct km_bec_fpga *)CONFIG_SYS_KMBEC_FPGA_BASE;
155 #if defined(CONFIG_SUVD3)
156 immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
157 fsl_lbc_t *lbc = &immap->im_lbc;
158 u32 *mxmr = &lbc->mamr;
161 #if defined(CONFIG_MPC8360)
164 * Because of errata in the UCCs, we have to write to the reserved
165 * registers to slow the clocks down.
167 svid = SVR_REV(mfspr(SVR));
171 * MPC8360ECE.pdf QE_ENET10 table 4:
172 * IMMR + 0x14A8[4:5] = 11 (clk delay for UCC 2)
173 * IMMR + 0x14A8[18:19] = 11 (clk delay for UCC 1)
175 setbits_be32((void *)(CONFIG_SYS_IMMR + 0x14a8), 0x0c003000);
179 * MPC8360ECE.pdf QE_ENET10 table 4:
180 * IMMR + 0x14AC[24:27] = 1010
182 clrsetbits_be32((void *)(CONFIG_SYS_IMMR + 0x14ac),
183 0x00000050, 0x000000a0);
188 /* enable the PHY on the PIGGY */
189 setbits_8(&base->pgy_eth, 0x01);
190 /* enable the Unit LED (green) */
191 setbits_8(&base->oprth, WRL_BOOT);
192 /* enable Application Buffer */
193 setbits_8(&base->oprtl, OPRTL_XBUFENA);
195 #if defined(CONFIG_SUVD3)
196 /* configure UPMA for APP1 */
197 upmconfig(UPMA, (uint *) upma_table,
198 sizeof(upma_table) / sizeof(uint));
199 out_be32(mxmr, CONFIG_SYS_MAMR);
204 int misc_init_r(void)
206 /* add board specific i2c busses */
207 board_init_i2c_busses();
211 #if defined(CONFIG_KMVECT1)
212 #include <mv88e6352.h>
213 /* Marvell MV88E6122 switch configuration */
214 static struct mv88e_sw_reg extsw_conf[] = {
215 /* port 1, FRONT_MDI, autoneg */
216 { PORT(1), PORT_PHY, NO_SPEED_FOR },
217 { PORT(1), PORT_CTRL, FORWARDING | EGRS_FLD_ALL },
218 { PHY(1), PHY_1000_CTRL, NO_ADV },
219 { PHY(1), PHY_SPEC_CTRL, AUTO_MDIX_EN },
220 { PHY(1), PHY_CTRL, PHY_100_MBPS | AUTONEG_EN | AUTONEG_RST |
223 { PORT(2), PORT_CTRL, PORT_DIS },
224 { PHY(2), PHY_CTRL, PHY_PWR_DOWN },
225 { PHY(2), PHY_SPEC_CTRL, SPEC_PWR_DOWN },
226 /* port 3, BP_MII (CPU), PHY mode, 100BASE */
227 { PORT(3), PORT_CTRL, FORWARDING | EGRS_FLD_ALL },
228 /* port 4, ESTAR to slot 11, SerDes, 1000BASE-X */
229 { PORT(4), PORT_STATUS, NO_PHY_DETECT },
230 { PORT(4), PORT_PHY, SPEED_1000_FOR },
231 { PORT(4), PORT_CTRL, FORWARDING | EGRS_FLD_ALL },
232 /* port 5, ESTAR to slot 13, SerDes, 1000BASE-X */
233 { PORT(5), PORT_STATUS, NO_PHY_DETECT },
234 { PORT(5), PORT_PHY, SPEED_1000_FOR },
235 { PORT(5), PORT_CTRL, FORWARDING | EGRS_FLD_ALL },
237 * Errata Fix: 1.9V Output from Internal 1.8V Regulator,
238 * acc . MV-S300889-00D.pdf , clause 4.5
240 { PORT(5), 0x1A, 0xADB1 },
241 /* port 6, unused, this port has no phy */
242 { PORT(6), PORT_CTRL, PORT_DIS },
246 int last_stage_init(void)
248 #if defined(CONFIG_KMVECT1)
249 struct km_bec_fpga __iomem *base =
250 (struct km_bec_fpga __iomem *)CONFIG_SYS_KMBEC_FPGA_BASE;
253 /* Release mv88e6122 from reset */
254 tmp_reg = in_8(&base->res1[0]) | 0x10; /* DIRECT3 register */
255 out_8(&base->res1[0], tmp_reg); /* GP28 as output */
256 tmp_reg = in_8(&base->gprt3) | 0x10; /* GP28 to high */
257 out_8(&base->gprt3, tmp_reg);
259 /* configure MV88E6122 switch */
262 if (miiphy_set_current_dev(name))
265 mv88e_sw_program(name, CONFIG_KM_MVEXTSW_ADDR, extsw_conf,
266 ARRAY_SIZE(extsw_conf));
268 mv88e_sw_reset(name, CONFIG_KM_MVEXTSW_ADDR);
270 if (piggy_present()) {
271 setenv("ethact", "UEC2");
272 setenv("netdev", "eth1");
273 puts("using PIGGY for network boot\n");
275 setenv("netdev", "eth0");
276 puts("using frontport for network boot\n");
280 #if defined(CONFIG_KMCOGE5NE)
281 struct bfticu_iomap *base =
282 (struct bfticu_iomap *)CONFIG_SYS_BFTIC3_BASE;
283 u8 dip_switch = in_8((u8 *)&(base->mswitch)) & BFTICU_DIPSWITCH_MASK;
285 if (dip_switch != 0) {
286 /* start bootloader */
287 puts("DIP: Enabled\n");
288 setenv("actual_bank", "0");
295 int fixed_sdram(void)
297 immap_t *im = (immap_t *)CONFIG_SYS_IMMR;
302 out_be32(&im->sysconf.ddrlaw[0].ar, (LAWAR_EN | 0x1e));
303 out_be32(&im->ddr.csbnds[0].csbnds, (CONFIG_SYS_DDR_CS0_BNDS) | 0x7f);
304 out_be32(&im->ddr.cs_config[0], CONFIG_SYS_DDR_CS0_CONFIG);
305 out_be32(&im->ddr.timing_cfg_0, CONFIG_SYS_DDR_TIMING_0);
306 out_be32(&im->ddr.timing_cfg_1, CONFIG_SYS_DDR_TIMING_1);
307 out_be32(&im->ddr.timing_cfg_2, CONFIG_SYS_DDR_TIMING_2);
308 out_be32(&im->ddr.timing_cfg_3, CONFIG_SYS_DDR_TIMING_3);
309 out_be32(&im->ddr.sdram_cfg, CONFIG_SYS_DDR_SDRAM_CFG);
310 out_be32(&im->ddr.sdram_cfg2, CONFIG_SYS_DDR_SDRAM_CFG2);
311 out_be32(&im->ddr.sdram_mode, CONFIG_SYS_DDR_MODE);
312 out_be32(&im->ddr.sdram_mode2, CONFIG_SYS_DDR_MODE2);
313 out_be32(&im->ddr.sdram_interval, CONFIG_SYS_DDR_INTERVAL);
314 out_be32(&im->ddr.sdram_clk_cntl, CONFIG_SYS_DDR_CLK_CNTL);
316 setbits_be32(&im->ddr.sdram_cfg, SDRAM_CFG_MEM_EN);
318 msize = CONFIG_SYS_DDR_SIZE << 20;
319 disable_addr_trans();
320 msize = get_ram_size(CONFIG_SYS_DDR_BASE, msize);
322 msize /= (1024 * 1024);
323 if (CONFIG_SYS_DDR_SIZE != msize) {
324 for (ddr_size = msize << 20, ddr_size_log2 = 0;
326 ddr_size = ddr_size >> 1, ddr_size_log2++)
329 out_be32(&im->sysconf.ddrlaw[0].ar,
330 (LAWAR_EN | ((ddr_size_log2 - 1) & LAWAR_SIZE)));
331 out_be32(&im->ddr.csbnds[0].csbnds,
332 (((msize / 16) - 1) & 0xff));
338 phys_size_t initdram(int board_type)
340 immap_t *im = (immap_t *)CONFIG_SYS_IMMR;
343 if ((in_be32(&im->sysconf.immrbar) & IMMRBAR_BASE_ADDR) != (u32)im)
346 out_be32(&im->sysconf.ddrlaw[0].bar,
347 CONFIG_SYS_DDR_BASE & LAWBAR_BAR);
348 msize = fixed_sdram();
350 #if defined(CONFIG_DDR_ECC) && !defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
352 * Initialize DDR ECC byte
354 ddr_enable_ecc(msize * 1024 * 1024);
357 /* return total bus SDRAM size(bytes) -- DDR */
358 return msize * 1024 * 1024;
363 puts("Board: Keymile " CONFIG_KM_BOARD_NAME);
366 puts(" with PIGGY.");
371 #if defined(CONFIG_OF_BOARD_SETUP)
372 void ft_board_setup(void *blob, bd_t *bd)
374 ft_cpu_setup(blob, bd);
378 #if defined(CONFIG_HUSH_INIT_VAR)
379 int hush_init_var(void)
386 #if defined(CONFIG_POST)
387 int post_hotkeys_pressed(void)
390 struct km_bec_fpga *base =
391 (struct km_bec_fpga *)CONFIG_SYS_KMBEC_FPGA_BASE;
392 int testpin_reg = in_8(&base->CONFIG_TESTPIN_REG);
393 testpin = (testpin_reg & CONFIG_TESTPIN_MASK) != 0;
394 debug("post_hotkeys_pressed: %d\n", !testpin);
398 ulong post_word_load(void)
400 void* addr = (ulong *) (CPM_POST_WORD_ADDR);
401 debug("post_word_load 0x%08lX: 0x%08X\n", (ulong)addr, in_le32(addr));
402 return in_le32(addr);
405 void post_word_store(ulong value)
407 void* addr = (ulong *) (CPM_POST_WORD_ADDR);
408 debug("post_word_store 0x%08lX: 0x%08lX\n", (ulong)addr, value);
409 out_le32(addr, value);
412 int arch_memory_test_prepare(u32 *vstart, u32 *size, phys_addr_t *phys_offset)
414 *vstart = CONFIG_SYS_MEMTEST_START;
415 *size = CONFIG_SYS_MEMTEST_END - CONFIG_SYS_MEMTEST_START;
416 debug("arch_memory_test_prepare 0x%08X 0x%08X\n", *vstart, *size);