]> git.sur5r.net Git - u-boot/blob - configs/ls1021aiot_qspi_defconfig
rockchip: sdhci: support 8bit bus-width
[u-boot] / configs / ls1021aiot_qspi_defconfig
1 CONFIG_ARM=y
2 CONFIG_TARGET_LS1021AIOT=y
3 CONFIG_SYS_TEXT_BASE=0x40010000
4 CONFIG_DEFAULT_DEVICE_TREE="ls1021a-iot-duart"
5 CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT"
6 CONFIG_BOARD_EARLY_INIT_F=y
7 CONFIG_CMD_BOOTZ=y
8 CONFIG_CMD_GPT=y
9 CONFIG_CMD_DHCP=y
10 CONFIG_CMD_PING=y
11 CONFIG_CMD_EXT2=y
12 CONFIG_CMD_FAT=y
13 CONFIG_OF_CONTROL=y
14 CONFIG_ENV_IS_IN_SPI_FLASH=y
15 CONFIG_DM=y
16 CONFIG_FSL_CAAM=y
17 CONFIG_SPI_FLASH=y
18 CONFIG_SPI_FLASH_ATMEL=y
19 CONFIG_SPI_FLASH_STMICRO=y
20 CONFIG_PHYLIB=y
21 CONFIG_NETDEVICES=y
22 CONFIG_PHY_GIGE=y
23 CONFIG_E1000=y
24 CONFIG_PCI=y
25 CONFIG_DM_PCI=y
26 CONFIG_DM_PCI_COMPAT=y
27 CONFIG_PCIE_LAYERSCAPE=y
28 CONFIG_SYS_NS16550=y
29 CONFIG_DM_SPI=y
30 CONFIG_FSL_DSPI=y
31 CONFIG_FSL_QSPI=y
32 CONFIG_USB=y
33 CONFIG_USB_XHCI_HCD=y
34 CONFIG_USB_XHCI_DWC3=y
35 CONFIG_USB_STORAGE=y