]> git.sur5r.net Git - u-boot/blob - configs/ls1021atwr_qspi_defconfig
rockchip: sdhci: support 8bit bus-width
[u-boot] / configs / ls1021atwr_qspi_defconfig
1 CONFIG_ARM=y
2 CONFIG_TARGET_LS1021ATWR=y
3 CONFIG_SYS_TEXT_BASE=0x40100000
4 CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-duart"
5 CONFIG_DISTRO_DEFAULTS=y
6 CONFIG_FIT=y
7 CONFIG_FIT_VERBOSE=y
8 CONFIG_OF_BOARD_SETUP=y
9 CONFIG_OF_STDOUT_VIA_ALIAS=y
10 CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT"
11 CONFIG_QSPI_BOOT=y
12 CONFIG_BOOTDELAY=3
13 CONFIG_USE_BOOTARGS=y
14 CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0"
15 # CONFIG_USE_BOOTCOMMAND is not set
16 CONFIG_SILENT_CONSOLE=y
17 # CONFIG_CONSOLE_MUX is not set
18 CONFIG_SYS_CONSOLE_IS_IN_ENV=y
19 CONFIG_CMD_GREPENV=y
20 CONFIG_CMD_MEMINFO=y
21 CONFIG_CMD_MEMTEST=y
22 CONFIG_CMD_GPT=y
23 CONFIG_CMD_I2C=y
24 CONFIG_CMD_MMC=y
25 CONFIG_CMD_SF=y
26 CONFIG_CMD_USB=y
27 # CONFIG_CMD_SETEXPR is not set
28 CONFIG_CMD_BMP=y
29 CONFIG_OF_CONTROL=y
30 CONFIG_ENV_IS_IN_SPI_FLASH=y
31 CONFIG_DM=y
32 CONFIG_FSL_CAAM=y
33 CONFIG_SPI_FLASH=y
34 CONFIG_SPI_FLASH_ATMEL=y
35 CONFIG_SPI_FLASH_STMICRO=y
36 CONFIG_PHYLIB=y
37 CONFIG_NETDEVICES=y
38 CONFIG_PHY_GIGE=y
39 CONFIG_E1000=y
40 CONFIG_PCI=y
41 CONFIG_DM_PCI=y
42 CONFIG_DM_PCI_COMPAT=y
43 CONFIG_PCIE_LAYERSCAPE=y
44 CONFIG_SYS_NS16550=y
45 CONFIG_DM_SPI=y
46 CONFIG_FSL_DSPI=y
47 CONFIG_FSL_QSPI=y
48 CONFIG_USB=y
49 CONFIG_DM_USB=y
50 CONFIG_USB_XHCI_HCD=y
51 CONFIG_USB_XHCI_DWC3=y
52 CONFIG_USB_STORAGE=y
53 CONFIG_VIDEO_FSL_DCU_FB=y
54 CONFIG_VIDEO=y
55 # CONFIG_VIDEO_SW_CURSOR is not set