git.sur5r.net Git - u-boot/blob - doc/README.fsl-ddr

   1
   2 Table of interleaving modes supported in cpu/8xxx/ddr/
   3 ======================================================
   4   +-------------+---------------------------------------------------------+
   5   |             |                   Rank Interleaving                     |
   6   |             +--------+-----------+-----------+------------+-----------+
   7   |Memory       |        |           |           |    2x2     |    4x1    |
   8   |Controller   |  None  | 2x1 lower | 2x1 upper | {CS0+CS1}, | {CS0+CS1+ |
   9   |Interleaving |        | {CS0+CS1} | {CS2+CS3} | {CS2+CS3}  |  CS2+CS3} |
  10   +-------------+--------+-----------+-----------+------------+-----------+
  11   |None         |  Yes   | Yes       | Yes       | Yes        | Yes       |
  12   +-------------+--------+-----------+-----------+------------+-----------+
  13   |Cacheline    |  Yes   | Yes       | No        | No, Only(*)| Yes       |
  14   |             |CS0 Only|           |           | {CS0+CS1}  |           |
  15   +-------------+--------+-----------+-----------+------------+-----------+
  16   |Page         |  Yes   | Yes       | No        | No, Only(*)| Yes       |
  17   |             |CS0 Only|           |           | {CS0+CS1}  |           |
  18   +-------------+--------+-----------+-----------+------------+-----------+
  19   |Bank         |  Yes   | Yes       | No        | No, Only(*)| Yes       |
  20   |             |CS0 Only|           |           | {CS0+CS1}  |           |
  21   +-------------+--------+-----------+-----------+------------+-----------+
  22   |Superbank    |  No    | Yes       | No        | No, Only(*)| Yes       |
  23   |             |        |           |           | {CS0+CS1}  |           |
  24   +-------------+--------+-----------+-----------+------------+-----------+
  25  (*) Although the hardware can be configured with memory controller
  26  interleaving using "2x2" rank interleaving, it only interleaves {CS0+CS1}
  27  from each controller. {CS2+CS3} on each controller are only rank
  28  interleaved on that controller.
  29
  30  For memory controller interleaving, identical DIMMs are suggested. Software
  31  doesn't check the size or organization of interleaved DIMMs.
  32
  33 The ways to configure the ddr interleaving mode
  34 ==============================================
  35 1. In board header file(e.g.MPC8572DS.h), add default interleaving setting
  36    under "CONFIG_EXTRA_ENV_SETTINGS", like:
  37         #define CONFIG_EXTRA_ENV_SETTINGS                               \
  38          "hwconfig=fsl_ddr:ctlr_intlv=bank"                     \
  39          ......
  40
  41 2. Run u-boot "setenv" command to configure the memory interleaving mode.
  42    Either numerical or string value is accepted.
  43
  44   # disable memory controller interleaving
  45   setenv hwconfig "fsl_ddr:ctlr_intlv=null"
  46
  47   # cacheline interleaving
  48   setenv hwconfig "fsl_ddr:ctlr_intlv=cacheline"
  49
  50   # page interleaving
  51   setenv hwconfig "fsl_ddr:ctlr_intlv=page"
  52
  53   # bank interleaving
  54   setenv hwconfig "fsl_ddr:ctlr_intlv=bank"
  55
  56   # superbank
  57   setenv hwconfig "fsl_ddr:ctlr_intlv=superbank"
  58
  59   # disable bank (chip-select) interleaving
  60   setenv hwconfig "fsl_ddr:bank_intlv=null"
  61
  62   # bank(chip-select) interleaving cs0+cs1
  63   setenv hwconfig "fsl_ddr:bank_intlv=cs0_cs1"
  64
  65   # bank(chip-select) interleaving cs2+cs3
  66   setenv hwconfig "fsl_ddr:bank_intlv=cs2_cs3"
  67
  68   # bank(chip-select) interleaving (cs0+cs1) and (cs2+cs3)  (2x2)
  69   setenv hwconfig "fsl_ddr:bank_intlv=cs0_cs1_and_cs2_cs3"
  70
  71   # bank(chip-select) interleaving (cs0+cs1+cs2+cs3) (4x1)
  72   setenv hwconfig "fsl_ddr:bank_intlv=cs0_cs1_cs2_cs3"
  73
  74 Memory controller address hashing
  75 ==================================
  76 If the DDR controller supports address hashing, it can be enabled by hwconfig.
  77
  78 Syntax is:
  79 hwconfig=fsl_ddr:addr_hash=true
  80
  81 Combination of hwconfig
  82 =======================
  83 Hwconfig can be combined with multiple parameters, for example, on a supported
  84 platform
  85
  86 hwconfig=fsl_ddr:addr_hash=true,ctlr_intlv=cacheline,bank_intlv=cs0_cs1_cs2_cs3