3 * Marvell Semiconductor <www.marvell.com>
4 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
6 * See file CREDITS for list of people who contributed to this
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
29 #include <asm/arch/cpu.h>
31 #if defined(CONFIG_KIRKWOOD)
32 #include <asm/arch/kirkwood.h>
33 #elif defined(CONFIG_ORION5X)
34 #include <asm/arch/orion5x.h>
37 DECLARE_GLOBAL_DATA_PTR;
39 #define rdl(off) readl(MVUSB0_BASE + (off))
40 #define wrl(off, val) writel((val), MVUSB0_BASE + (off))
42 #define USB_WINDOW_CTRL(i) (0x320 + ((i) << 4))
43 #define USB_WINDOW_BASE(i) (0x324 + ((i) << 4))
44 #define USB_TARGET_DRAM 0x0
47 * USB 2.0 Bridge Address Decoding registers setup
49 static void usb_brg_adrdec_setup(void)
52 u32 size, base, attrib;
54 for (i = 0; i < CONFIG_NR_DRAM_BANKS; i++) {
56 /* Enable DRAM bank */
59 attrib = MVUSB0_CPU_ATTR_DRAM_CS0;
62 attrib = MVUSB0_CPU_ATTR_DRAM_CS1;
65 attrib = MVUSB0_CPU_ATTR_DRAM_CS2;
68 attrib = MVUSB0_CPU_ATTR_DRAM_CS3;
71 /* invalide bank, disable access */
76 size = gd->bd->bi_dram[i].size;
77 base = gd->bd->bi_dram[i].start;
78 if ((size) && (attrib))
79 wrl(USB_WINDOW_CTRL(i),
80 MVCPU_WIN_CTRL_DATA(size, USB_TARGET_DRAM,
81 attrib, MVCPU_WIN_ENABLE));
83 wrl(USB_WINDOW_CTRL(i), MVCPU_WIN_DISABLE);
85 wrl(USB_WINDOW_BASE(i), base);
90 * Create the appropriate control structures to manage
91 * a new EHCI host controller.
93 int ehci_hcd_init(int index, struct ehci_hccr **hccr, struct ehci_hcor **hcor)
95 usb_brg_adrdec_setup();
97 *hccr = (struct ehci_hccr *)(MVUSB0_BASE + 0x100);
98 *hcor = (struct ehci_hcor *)((uint32_t) *hccr
99 + HC_LENGTH(ehci_readl(&(*hccr)->cr_capbase)));
101 debug("ehci-marvell: init hccr %x and hcor %x hc_length %d\n",
102 (uint32_t)*hccr, (uint32_t)*hcor,
103 (uint32_t)HC_LENGTH(ehci_readl(&(*hccr)->cr_capbase)));
109 * Destroy the appropriate control structures corresponding
110 * the the EHCI host controller.
112 int ehci_hcd_stop(int index)