]> git.sur5r.net Git - u-boot/blob - include/configs/T4240RDB.h
Kconfig: Migrate CONFIG_BAUDRATE
[u-boot] / include / configs / T4240RDB.h
1 /*
2  * Copyright 2014 Freescale Semiconductor, Inc.
3  *
4  * SPDX-License-Identifier:     GPL-2.0+
5  */
6
7 /*
8  * T4240 RDB board configuration file
9  */
10 #ifndef __CONFIG_H
11 #define __CONFIG_H
12
13 #define CONFIG_FSL_SATA_V2
14 #define CONFIG_PCIE4
15
16 #define CONFIG_ICS307_REFCLK_HZ         25000000  /* ICS307 ref clk freq */
17
18 #ifdef CONFIG_RAMBOOT_PBL
19 #define CONFIG_SYS_FSL_PBL_PBI $(SRCTREE)/board/freescale/t4rdb/t4_pbi.cfg
20 #ifndef CONFIG_SDCARD
21 #define CONFIG_RAMBOOT_TEXT_BASE        CONFIG_SYS_TEXT_BASE
22 #define CONFIG_RESET_VECTOR_ADDRESS     0xfffffffc
23 #else
24 #define CONFIG_SPL_FLUSH_IMAGE
25 #define CONFIG_SPL_TARGET               "u-boot-with-spl.bin"
26 #define CONFIG_SYS_TEXT_BASE            0x00201000
27 #define CONFIG_SPL_TEXT_BASE            0xFFFD8000
28 #define CONFIG_SPL_PAD_TO               0x40000
29 #define CONFIG_SPL_MAX_SIZE             0x28000
30 #define RESET_VECTOR_OFFSET             0x27FFC
31 #define BOOT_PAGE_OFFSET                0x27000
32
33 #ifdef  CONFIG_SDCARD
34 #define CONFIG_RESET_VECTOR_ADDRESS     0x200FFC
35 #define CONFIG_SPL_MMC_MINIMAL
36 #define CONFIG_SYS_MMC_U_BOOT_SIZE      (768 << 10)
37 #define CONFIG_SYS_MMC_U_BOOT_DST       0x00200000
38 #define CONFIG_SYS_MMC_U_BOOT_START     0x00200000
39 #define CONFIG_SYS_MMC_U_BOOT_OFFS      (260 << 10)
40 #ifndef CONFIG_SPL_BUILD
41 #define CONFIG_SYS_MPC85XX_NO_RESETVEC
42 #endif
43 #define CONFIG_SYS_LDSCRIPT     "arch/powerpc/cpu/mpc85xx/u-boot.lds"
44 #define CONFIG_SYS_FSL_PBL_RCW $(SRCTREE)/board/freescale/t4rdb/t4_sd_rcw.cfg
45 #define CONFIG_SPL_MMC_BOOT
46 #endif
47
48 #ifdef CONFIG_SPL_BUILD
49 #define CONFIG_SPL_SKIP_RELOCATE
50 #define CONFIG_SPL_COMMON_INIT_DDR
51 #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
52 #endif
53
54 #endif
55 #endif /* CONFIG_RAMBOOT_PBL */
56
57 #define CONFIG_DDR_ECC
58
59 #define CONFIG_CMD_REGINFO
60
61 /* High Level Configuration Options */
62 #define CONFIG_SYS_BOOK3E_HV            /* Category E.HV supported */
63 #define CONFIG_MP                       /* support multiple processors */
64
65 #ifndef CONFIG_SYS_TEXT_BASE
66 #define CONFIG_SYS_TEXT_BASE    0xeff40000
67 #endif
68
69 #ifndef CONFIG_RESET_VECTOR_ADDRESS
70 #define CONFIG_RESET_VECTOR_ADDRESS     0xeffffffc
71 #endif
72
73 #define CONFIG_SYS_FSL_CPC              /* Corenet Platform Cache */
74 #define CONFIG_SYS_NUM_CPC              CONFIG_SYS_NUM_DDR_CTLRS
75 #define CONFIG_PCIE1                    /* PCIE controller 1 */
76 #define CONFIG_PCIE2                    /* PCIE controller 2 */
77 #define CONFIG_PCIE3                    /* PCIE controller 3 */
78 #define CONFIG_FSL_PCI_INIT             /* Use common FSL init code */
79 #define CONFIG_SYS_PCI_64BIT            /* enable 64-bit PCI resources */
80
81 #define CONFIG_ENV_OVERWRITE
82
83 /*
84  * These can be toggled for performance analysis, otherwise use default.
85  */
86 #define CONFIG_SYS_CACHE_STASHING
87 #define CONFIG_BTB                      /* toggle branch predition */
88 #ifdef CONFIG_DDR_ECC
89 #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
90 #define CONFIG_MEM_INIT_VALUE           0xdeadbeef
91 #endif
92
93 #define CONFIG_ENABLE_36BIT_PHYS
94
95 #define CONFIG_ADDR_MAP
96 #define CONFIG_SYS_NUM_ADDR_MAP         64      /* number of TLB1 entries */
97
98 #define CONFIG_SYS_MEMTEST_START        0x00200000      /* memtest works on */
99 #define CONFIG_SYS_MEMTEST_END          0x00400000
100 #define CONFIG_SYS_ALT_MEMTEST
101 #define CONFIG_PANIC_HANG       /* do not reset board on panic */
102
103 /*
104  *  Config the L3 Cache as L3 SRAM
105  */
106 #define CONFIG_SYS_INIT_L3_ADDR         0xFFFC0000
107 #define CONFIG_SYS_L3_SIZE              (512 << 10)
108 #define CONFIG_SPL_GD_ADDR              (CONFIG_SYS_INIT_L3_ADDR + 32 * 1024)
109 #ifdef CONFIG_RAMBOOT_PBL
110 #define CONFIG_ENV_ADDR                 (CONFIG_SPL_GD_ADDR + 4 * 1024)
111 #endif
112 #define CONFIG_SPL_RELOC_MALLOC_ADDR    (CONFIG_SPL_GD_ADDR + 12 * 1024)
113 #define CONFIG_SPL_RELOC_MALLOC_SIZE    (50 << 10)
114 #define CONFIG_SPL_RELOC_STACK          (CONFIG_SPL_GD_ADDR + 64 * 1024)
115 #define CONFIG_SPL_RELOC_STACK_SIZE     (22 << 10)
116
117 #define CONFIG_SYS_DCSRBAR              0xf0000000
118 #define CONFIG_SYS_DCSRBAR_PHYS         0xf00000000ull
119
120 /*
121  * DDR Setup
122  */
123 #define CONFIG_VERY_BIG_RAM
124 #define CONFIG_SYS_DDR_SDRAM_BASE       0x00000000
125 #define CONFIG_SYS_SDRAM_BASE           CONFIG_SYS_DDR_SDRAM_BASE
126
127 #define CONFIG_DIMM_SLOTS_PER_CTLR      1
128 #define CONFIG_CHIP_SELECTS_PER_CTRL    4
129 #define CONFIG_FSL_DDR_FIRST_SLOT_QUAD_CAPABLE
130
131 #define CONFIG_DDR_SPD
132
133 /*
134  * IFC Definitions
135  */
136 #define CONFIG_SYS_FLASH_BASE   0xe0000000
137 #define CONFIG_SYS_FLASH_BASE_PHYS      (0xf00000000ull | CONFIG_SYS_FLASH_BASE)
138
139 #ifdef CONFIG_SPL_BUILD
140 #define CONFIG_SYS_MONITOR_BASE         CONFIG_SPL_TEXT_BASE
141 #else
142 #define CONFIG_SYS_MONITOR_BASE         CONFIG_SYS_TEXT_BASE
143 #endif
144
145 #define CONFIG_BOARD_EARLY_INIT_R       /* call board_early_init_r function */
146 #define CONFIG_MISC_INIT_R
147
148 #define CONFIG_HWCONFIG
149
150 /* define to use L1 as initial stack */
151 #define CONFIG_L1_INIT_RAM
152 #define CONFIG_SYS_INIT_RAM_LOCK
153 #define CONFIG_SYS_INIT_RAM_ADDR        0xfdd00000      /* Initial L1 address */
154 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH      0xf
155 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW       0xfe03c000
156 /* The assembler doesn't like typecast */
157 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
158         ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
159           CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
160 #define CONFIG_SYS_INIT_RAM_SIZE                0x00004000
161
162 #define CONFIG_SYS_GBL_DATA_OFFSET      (CONFIG_SYS_INIT_RAM_SIZE - \
163                                         GENERATED_GBL_DATA_SIZE)
164 #define CONFIG_SYS_INIT_SP_OFFSET       CONFIG_SYS_GBL_DATA_OFFSET
165
166 #define CONFIG_SYS_MONITOR_LEN          (768 * 1024)
167 #define CONFIG_SYS_MALLOC_LEN           (4 * 1024 * 1024)
168
169 /* Serial Port - controlled on board with jumper J8
170  * open - index 2
171  * shorted - index 1
172  */
173 #define CONFIG_CONS_INDEX       1
174 #define CONFIG_SYS_NS16550_SERIAL
175 #define CONFIG_SYS_NS16550_REG_SIZE     1
176 #define CONFIG_SYS_NS16550_CLK          (get_bus_freq(0)/2)
177
178 #define CONFIG_SYS_BAUDRATE_TABLE       \
179         {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
180
181 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500)
182 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600)
183 #define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500)
184 #define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600)
185
186 /* I2C */
187 #define CONFIG_SYS_I2C
188 #define CONFIG_SYS_I2C_FSL
189 #define CONFIG_SYS_FSL_I2C_SLAVE        0x7F
190 #define CONFIG_SYS_FSL_I2C_OFFSET       0x118000
191 #define CONFIG_SYS_FSL_I2C2_SLAVE       0x7F
192 #define CONFIG_SYS_FSL_I2C2_OFFSET      0x118100
193
194 /*
195  * General PCI
196  * Memory space is mapped 1-1, but I/O space must start from 0.
197  */
198
199 /* controller 1, direct to uli, tgtid 3, Base address 20000 */
200 #define CONFIG_SYS_PCIE1_MEM_VIRT       0x80000000
201 #define CONFIG_SYS_PCIE1_MEM_BUS        0xe0000000
202 #define CONFIG_SYS_PCIE1_MEM_PHYS       0xc00000000ull
203 #define CONFIG_SYS_PCIE1_MEM_SIZE       0x20000000      /* 512M */
204 #define CONFIG_SYS_PCIE1_IO_VIRT        0xf8000000
205 #define CONFIG_SYS_PCIE1_IO_BUS         0x00000000
206 #define CONFIG_SYS_PCIE1_IO_PHYS        0xff8000000ull
207 #define CONFIG_SYS_PCIE1_IO_SIZE        0x00010000      /* 64k */
208
209 /* controller 2, Slot 2, tgtid 2, Base address 201000 */
210 #define CONFIG_SYS_PCIE2_MEM_VIRT       0xa0000000
211 #define CONFIG_SYS_PCIE2_MEM_BUS        0xe0000000
212 #define CONFIG_SYS_PCIE2_MEM_PHYS       0xc20000000ull
213 #define CONFIG_SYS_PCIE2_MEM_SIZE       0x20000000      /* 512M */
214 #define CONFIG_SYS_PCIE2_IO_VIRT        0xf8010000
215 #define CONFIG_SYS_PCIE2_IO_BUS         0x00000000
216 #define CONFIG_SYS_PCIE2_IO_PHYS        0xff8010000ull
217 #define CONFIG_SYS_PCIE2_IO_SIZE        0x00010000      /* 64k */
218
219 /* controller 3, Slot 1, tgtid 1, Base address 202000 */
220 #define CONFIG_SYS_PCIE3_MEM_VIRT       0xc0000000
221 #define CONFIG_SYS_PCIE3_MEM_BUS        0xe0000000
222 #define CONFIG_SYS_PCIE3_MEM_PHYS       0xc40000000ull
223 #define CONFIG_SYS_PCIE3_MEM_SIZE       0x20000000      /* 512M */
224 #define CONFIG_SYS_PCIE3_IO_VIRT        0xf8020000
225 #define CONFIG_SYS_PCIE3_IO_BUS         0x00000000
226 #define CONFIG_SYS_PCIE3_IO_PHYS        0xff8020000ull
227 #define CONFIG_SYS_PCIE3_IO_SIZE        0x00010000      /* 64k */
228
229 /* controller 4, Base address 203000 */
230 #define CONFIG_SYS_PCIE4_MEM_BUS        0xe0000000
231 #define CONFIG_SYS_PCIE4_MEM_PHYS       0xc60000000ull
232 #define CONFIG_SYS_PCIE4_MEM_SIZE       0x20000000      /* 512M */
233 #define CONFIG_SYS_PCIE4_IO_BUS         0x00000000
234 #define CONFIG_SYS_PCIE4_IO_PHYS        0xff8030000ull
235 #define CONFIG_SYS_PCIE4_IO_SIZE        0x00010000      /* 64k */
236
237 #ifdef CONFIG_PCI
238 #define CONFIG_PCI_INDIRECT_BRIDGE
239
240 #define CONFIG_PCI_SCAN_SHOW            /* show pci devices on startup */
241 #endif  /* CONFIG_PCI */
242
243 /* SATA */
244 #ifdef CONFIG_FSL_SATA_V2
245 #define CONFIG_LIBATA
246 #define CONFIG_FSL_SATA
247
248 #define CONFIG_SYS_SATA_MAX_DEVICE      2
249 #define CONFIG_SATA1
250 #define CONFIG_SYS_SATA1                CONFIG_SYS_MPC85xx_SATA1_ADDR
251 #define CONFIG_SYS_SATA1_FLAGS          FLAGS_DMA
252 #define CONFIG_SATA2
253 #define CONFIG_SYS_SATA2                CONFIG_SYS_MPC85xx_SATA2_ADDR
254 #define CONFIG_SYS_SATA2_FLAGS          FLAGS_DMA
255
256 #define CONFIG_LBA48
257 #define CONFIG_CMD_SATA
258 #endif
259
260 #ifdef CONFIG_FMAN_ENET
261 #define CONFIG_MII              /* MII PHY management */
262 #define CONFIG_ETHPRIME         "FM1@DTSEC1"
263 #define CONFIG_PHY_GIGE         /* Include GbE speed/duplex detection */
264 #endif
265
266 /*
267  * Environment
268  */
269 #define CONFIG_LOADS_ECHO               /* echo on for serial download */
270 #define CONFIG_SYS_LOADS_BAUD_CHANGE    /* allow baudrate change */
271
272 /*
273  * Command line configuration.
274  */
275 #define CONFIG_CMD_ERRATA
276 #define CONFIG_CMD_IRQ
277
278 #ifdef CONFIG_PCI
279 #define CONFIG_CMD_PCI
280 #endif
281
282 /*
283  * Miscellaneous configurable options
284  */
285 #define CONFIG_SYS_LONGHELP                     /* undef to save memory */
286 #define CONFIG_CMDLINE_EDITING                  /* Command-line editing */
287 #define CONFIG_AUTO_COMPLETE                    /* add autocompletion support */
288 #define CONFIG_SYS_LOAD_ADDR    0x2000000       /* default load address */
289 #ifdef CONFIG_CMD_KGDB
290 #define CONFIG_SYS_CBSIZE       1024            /* Console I/O Buffer Size */
291 #else
292 #define CONFIG_SYS_CBSIZE       256             /* Console I/O Buffer Size */
293 #endif
294 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
295 #define CONFIG_SYS_MAXARGS      16              /* max number of command args */
296 #define CONFIG_SYS_BARGSIZE     CONFIG_SYS_CBSIZE/* Boot Argument Buffer Size */
297
298 /*
299  * For booting Linux, the board info and command line data
300  * have to be in the first 64 MB of memory, since this is
301  * the maximum mapped by the Linux kernel during initialization.
302  */
303 #define CONFIG_SYS_BOOTMAPSZ    (64 << 20)      /* Initial map for Linux*/
304 #define CONFIG_SYS_BOOTM_LEN    (64 << 20)      /* Increase max gunzip size */
305
306 #ifdef CONFIG_CMD_KGDB
307 #define CONFIG_KGDB_BAUDRATE    230400  /* speed to run kgdb serial port */
308 #endif
309
310 /*
311  * Environment Configuration
312  */
313 #define CONFIG_ROOTPATH         "/opt/nfsroot"
314 #define CONFIG_BOOTFILE         "uImage"
315 #define CONFIG_UBOOTPATH        "u-boot.bin"    /* U-Boot image on TFTP server*/
316
317 /* default location for tftp and bootm */
318 #define CONFIG_LOADADDR         1000000
319
320 #define CONFIG_HVBOOT                                   \
321         "setenv bootargs config-addr=0x60000000; "      \
322         "bootm 0x01000000 - 0x00f00000"
323
324 #ifndef CONFIG_MTD_NOR_FLASH
325 #ifndef CONFIG_RAMBOOT_PBL
326 #define CONFIG_ENV_IS_NOWHERE
327 #endif
328 #else
329 #define CONFIG_FLASH_CFI_DRIVER
330 #define CONFIG_SYS_FLASH_CFI
331 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
332 #endif
333
334 #if defined(CONFIG_SPIFLASH)
335 #define CONFIG_SYS_EXTRA_ENV_RELOC
336 #define CONFIG_ENV_IS_IN_SPI_FLASH
337 #define CONFIG_ENV_SPI_BUS              0
338 #define CONFIG_ENV_SPI_CS               0
339 #define CONFIG_ENV_SPI_MAX_HZ           10000000
340 #define CONFIG_ENV_SPI_MODE             0
341 #define CONFIG_ENV_SIZE                 0x2000          /* 8KB */
342 #define CONFIG_ENV_OFFSET               0x100000        /* 1MB */
343 #define CONFIG_ENV_SECT_SIZE            0x10000
344 #elif defined(CONFIG_SDCARD)
345 #define CONFIG_SYS_EXTRA_ENV_RELOC
346 #define CONFIG_ENV_IS_IN_MMC
347 #define CONFIG_SYS_MMC_ENV_DEV          0
348 #define CONFIG_ENV_SIZE                 0x2000
349 #define CONFIG_ENV_OFFSET               (512 * 0x800)
350 #elif defined(CONFIG_NAND)
351 #define CONFIG_SYS_EXTRA_ENV_RELOC
352 #define CONFIG_ENV_IS_IN_NAND
353 #define CONFIG_ENV_SIZE                 CONFIG_SYS_NAND_BLOCK_SIZE
354 #define CONFIG_ENV_OFFSET               (7 * CONFIG_SYS_NAND_BLOCK_SIZE)
355 #elif defined(CONFIG_ENV_IS_NOWHERE)
356 #define CONFIG_ENV_SIZE         0x2000
357 #else
358 #define CONFIG_ENV_IS_IN_FLASH
359 #define CONFIG_ENV_ADDR         (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
360 #define CONFIG_ENV_SIZE         0x2000
361 #define CONFIG_ENV_SECT_SIZE    0x20000 /* 128K (one sector) */
362 #endif
363
364 #define CONFIG_SYS_CLK_FREQ     66666666
365 #define CONFIG_DDR_CLK_FREQ     133333333
366
367 #ifndef __ASSEMBLY__
368 unsigned long get_board_sys_clk(void);
369 unsigned long get_board_ddr_clk(void);
370 #endif
371
372 /*
373  * DDR Setup
374  */
375 #define CONFIG_SYS_SPD_BUS_NUM  0
376 #define SPD_EEPROM_ADDRESS1     0x52
377 #define SPD_EEPROM_ADDRESS2     0x54
378 #define SPD_EEPROM_ADDRESS3     0x56
379 #define SPD_EEPROM_ADDRESS      SPD_EEPROM_ADDRESS1     /* for p3041/p5010 */
380 #define CONFIG_SYS_SDRAM_SIZE   4096    /* for fixed parameter use */
381
382 /*
383  * IFC Definitions
384  */
385 #define CONFIG_SYS_NOR0_CSPR_EXT        (0xf)
386 #define CONFIG_SYS_NOR0_CSPR    (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS \
387                                 + 0x8000000) | \
388                                 CSPR_PORT_SIZE_16 | \
389                                 CSPR_MSEL_NOR | \
390                                 CSPR_V)
391 #define CONFIG_SYS_NOR1_CSPR_EXT        (0xf)
392 #define CONFIG_SYS_NOR1_CSPR    (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
393                                 CSPR_PORT_SIZE_16 | \
394                                 CSPR_MSEL_NOR | \
395                                 CSPR_V)
396 #define CONFIG_SYS_NOR_AMASK    IFC_AMASK(128*1024*1024)
397 /* NOR Flash Timing Params */
398 #define CONFIG_SYS_NOR_CSOR     CSOR_NAND_TRHZ_80
399
400 #define CONFIG_SYS_NOR_FTIM0    (FTIM0_NOR_TACSE(0x4) | \
401                                 FTIM0_NOR_TEADC(0x5) | \
402                                 FTIM0_NOR_TEAHC(0x5))
403 #define CONFIG_SYS_NOR_FTIM1    (FTIM1_NOR_TACO(0x35) | \
404                                 FTIM1_NOR_TRAD_NOR(0x1A) |\
405                                 FTIM1_NOR_TSEQRAD_NOR(0x13))
406 #define CONFIG_SYS_NOR_FTIM2    (FTIM2_NOR_TCS(0x4) | \
407                                 FTIM2_NOR_TCH(0x4) | \
408                                 FTIM2_NOR_TWPH(0x0E) | \
409                                 FTIM2_NOR_TWP(0x1c))
410 #define CONFIG_SYS_NOR_FTIM3    0x0
411
412 #define CONFIG_SYS_FLASH_QUIET_TEST
413 #define CONFIG_FLASH_SHOW_PROGRESS      45 /* count down from 45/5: 9..1 */
414
415 #define CONFIG_SYS_MAX_FLASH_BANKS      2       /* number of banks */
416 #define CONFIG_SYS_MAX_FLASH_SECT       1024    /* sectors per device */
417 #define CONFIG_SYS_FLASH_ERASE_TOUT     60000   /* Flash Erase Timeout (ms) */
418 #define CONFIG_SYS_FLASH_WRITE_TOUT     500     /* Flash Write Timeout (ms) */
419
420 #define CONFIG_SYS_FLASH_EMPTY_INFO
421 #define CONFIG_SYS_FLASH_BANKS_LIST     {CONFIG_SYS_FLASH_BASE_PHYS \
422                                         + 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS}
423
424 /* NAND Flash on IFC */
425 #define CONFIG_NAND_FSL_IFC
426 #define CONFIG_SYS_NAND_MAX_ECCPOS      256
427 #define CONFIG_SYS_NAND_MAX_OOBFREE     2
428 #define CONFIG_SYS_NAND_BASE            0xff800000
429 #define CONFIG_SYS_NAND_BASE_PHYS       (0xf00000000ull | CONFIG_SYS_NAND_BASE)
430
431 #define CONFIG_SYS_NAND_CSPR_EXT        (0xf)
432 #define CONFIG_SYS_NAND_CSPR    (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
433                                 | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \
434                                 | CSPR_MSEL_NAND        /* MSEL = NAND */ \
435                                 | CSPR_V)
436 #define CONFIG_SYS_NAND_AMASK   IFC_AMASK(64*1024)
437
438 #define CONFIG_SYS_NAND_CSOR    (CSOR_NAND_ECC_ENC_EN   /* ECC on encode */ \
439                                 | CSOR_NAND_ECC_DEC_EN  /* ECC on decode */ \
440                                 | CSOR_NAND_ECC_MODE_4  /* 4-bit ECC */ \
441                                 | CSOR_NAND_RAL_3       /* RAL = 2Byes */ \
442                                 | CSOR_NAND_PGS_4K      /* Page Size = 4K */ \
443                                 | CSOR_NAND_SPRZ_224    /* Spare size = 224 */ \
444                                 | CSOR_NAND_PB(128))    /*Page Per Block = 128*/
445
446 #define CONFIG_SYS_NAND_ONFI_DETECTION
447
448 /* ONFI NAND Flash mode0 Timing Params */
449 #define CONFIG_SYS_NAND_FTIM0           (FTIM0_NAND_TCCST(0x07) | \
450                                         FTIM0_NAND_TWP(0x18)   | \
451                                         FTIM0_NAND_TWCHT(0x07) | \
452                                         FTIM0_NAND_TWH(0x0a))
453 #define CONFIG_SYS_NAND_FTIM1           (FTIM1_NAND_TADLE(0x32) | \
454                                         FTIM1_NAND_TWBE(0x39)  | \
455                                         FTIM1_NAND_TRR(0x0e)   | \
456                                         FTIM1_NAND_TRP(0x18))
457 #define CONFIG_SYS_NAND_FTIM2           (FTIM2_NAND_TRAD(0x0f) | \
458                                         FTIM2_NAND_TREH(0x0a) | \
459                                         FTIM2_NAND_TWHRE(0x1e))
460 #define CONFIG_SYS_NAND_FTIM3           0x0
461
462 #define CONFIG_SYS_NAND_DDR_LAW         11
463 #define CONFIG_SYS_NAND_BASE_LIST       { CONFIG_SYS_NAND_BASE }
464 #define CONFIG_SYS_MAX_NAND_DEVICE      1
465 #define CONFIG_CMD_NAND
466
467 #define CONFIG_SYS_NAND_BLOCK_SIZE      (512 * 1024)
468
469 #if defined(CONFIG_NAND)
470 #define CONFIG_SYS_CSPR0_EXT            CONFIG_SYS_NAND_CSPR_EXT
471 #define CONFIG_SYS_CSPR0                CONFIG_SYS_NAND_CSPR
472 #define CONFIG_SYS_AMASK0               CONFIG_SYS_NAND_AMASK
473 #define CONFIG_SYS_CSOR0                CONFIG_SYS_NAND_CSOR
474 #define CONFIG_SYS_CS0_FTIM0            CONFIG_SYS_NAND_FTIM0
475 #define CONFIG_SYS_CS0_FTIM1            CONFIG_SYS_NAND_FTIM1
476 #define CONFIG_SYS_CS0_FTIM2            CONFIG_SYS_NAND_FTIM2
477 #define CONFIG_SYS_CS0_FTIM3            CONFIG_SYS_NAND_FTIM3
478 #define CONFIG_SYS_CSPR2_EXT            CONFIG_SYS_NOR0_CSPR_EXT
479 #define CONFIG_SYS_CSPR2                CONFIG_SYS_NOR0_CSPR
480 #define CONFIG_SYS_AMASK2               CONFIG_SYS_NOR_AMASK
481 #define CONFIG_SYS_CSOR2                CONFIG_SYS_NOR_CSOR
482 #define CONFIG_SYS_CS2_FTIM0            CONFIG_SYS_NOR_FTIM0
483 #define CONFIG_SYS_CS2_FTIM1            CONFIG_SYS_NOR_FTIM1
484 #define CONFIG_SYS_CS2_FTIM2            CONFIG_SYS_NOR_FTIM2
485 #define CONFIG_SYS_CS2_FTIM3            CONFIG_SYS_NOR_FTIM3
486 #else
487 #define CONFIG_SYS_CSPR0_EXT            CONFIG_SYS_NOR0_CSPR_EXT
488 #define CONFIG_SYS_CSPR0                CONFIG_SYS_NOR0_CSPR
489 #define CONFIG_SYS_AMASK0               CONFIG_SYS_NOR_AMASK
490 #define CONFIG_SYS_CSOR0                CONFIG_SYS_NOR_CSOR
491 #define CONFIG_SYS_CS0_FTIM0            CONFIG_SYS_NOR_FTIM0
492 #define CONFIG_SYS_CS0_FTIM1            CONFIG_SYS_NOR_FTIM1
493 #define CONFIG_SYS_CS0_FTIM2            CONFIG_SYS_NOR_FTIM2
494 #define CONFIG_SYS_CS0_FTIM3            CONFIG_SYS_NOR_FTIM3
495 #define CONFIG_SYS_CSPR1_EXT            CONFIG_SYS_NAND_CSPR_EXT
496 #define CONFIG_SYS_CSPR1                CONFIG_SYS_NAND_CSPR
497 #define CONFIG_SYS_AMASK1               CONFIG_SYS_NAND_AMASK
498 #define CONFIG_SYS_CSOR1                CONFIG_SYS_NAND_CSOR
499 #define CONFIG_SYS_CS1_FTIM0            CONFIG_SYS_NAND_FTIM0
500 #define CONFIG_SYS_CS1_FTIM1            CONFIG_SYS_NAND_FTIM1
501 #define CONFIG_SYS_CS1_FTIM2            CONFIG_SYS_NAND_FTIM2
502 #define CONFIG_SYS_CS1_FTIM3            CONFIG_SYS_NAND_FTIM3
503 #endif
504 #define CONFIG_SYS_CSPR2_EXT            CONFIG_SYS_NOR1_CSPR_EXT
505 #define CONFIG_SYS_CSPR2                CONFIG_SYS_NOR1_CSPR
506 #define CONFIG_SYS_AMASK2               CONFIG_SYS_NOR_AMASK
507 #define CONFIG_SYS_CSOR2                CONFIG_SYS_NOR_CSOR
508 #define CONFIG_SYS_CS2_FTIM0            CONFIG_SYS_NOR_FTIM0
509 #define CONFIG_SYS_CS2_FTIM1            CONFIG_SYS_NOR_FTIM1
510 #define CONFIG_SYS_CS2_FTIM2            CONFIG_SYS_NOR_FTIM2
511 #define CONFIG_SYS_CS2_FTIM3            CONFIG_SYS_NOR_FTIM3
512
513 /* CPLD on IFC */
514 #define CONFIG_SYS_CPLD_BASE    0xffdf0000
515 #define CONFIG_SYS_CPLD_BASE_PHYS       (0xf00000000ull | CONFIG_SYS_CPLD_BASE)
516 #define CONFIG_SYS_CSPR3_EXT    (0xf)
517 #define CONFIG_SYS_CSPR3        (CSPR_PHYS_ADDR(CONFIG_SYS_CPLD_BASE_PHYS) \
518                                 | CSPR_PORT_SIZE_8 \
519                                 | CSPR_MSEL_GPCM \
520                                 | CSPR_V)
521
522 #define CONFIG_SYS_AMASK3       IFC_AMASK(4*1024)
523 #define CONFIG_SYS_CSOR3        0x0
524
525 /* CPLD Timing parameters for IFC CS3 */
526 #define CONFIG_SYS_CS3_FTIM0            (FTIM0_GPCM_TACSE(0x0e) | \
527                                         FTIM0_GPCM_TEADC(0x0e) | \
528                                         FTIM0_GPCM_TEAHC(0x0e))
529 #define CONFIG_SYS_CS3_FTIM1            (FTIM1_GPCM_TACO(0x0e) | \
530                                         FTIM1_GPCM_TRAD(0x1f))
531 #define CONFIG_SYS_CS3_FTIM2            (FTIM2_GPCM_TCS(0x0e) | \
532                                         FTIM2_GPCM_TCH(0x8) | \
533                                         FTIM2_GPCM_TWP(0x1f))
534 #define CONFIG_SYS_CS3_FTIM3            0x0
535
536 #if defined(CONFIG_RAMBOOT_PBL)
537 #define CONFIG_SYS_RAMBOOT
538 #endif
539
540 /* I2C */
541 #define CONFIG_SYS_FSL_I2C_SPEED        100000  /* I2C speed */
542 #define CONFIG_SYS_FSL_I2C2_SPEED       100000  /* I2C2 speed */
543 #define I2C_MUX_PCA_ADDR_PRI            0x77 /* I2C bus multiplexer,primary */
544 #define I2C_MUX_PCA_ADDR_SEC            0x76 /* I2C bus multiplexer,secondary */
545
546 #define I2C_MUX_CH_DEFAULT      0x8
547 #define I2C_MUX_CH_VOL_MONITOR  0xa
548 #define I2C_MUX_CH_VSC3316_FS   0xc
549 #define I2C_MUX_CH_VSC3316_BS   0xd
550
551 /* Voltage monitor on channel 2*/
552 #define I2C_VOL_MONITOR_ADDR            0x40
553 #define I2C_VOL_MONITOR_BUS_V_OFFSET    0x2
554 #define I2C_VOL_MONITOR_BUS_V_OVF       0x1
555 #define I2C_VOL_MONITOR_BUS_V_SHIFT     3
556
557 #define CONFIG_VID_FLS_ENV              "t4240rdb_vdd_mv"
558 #ifndef CONFIG_SPL_BUILD
559 #define CONFIG_VID
560 #endif
561 #define CONFIG_VOL_MONITOR_IR36021_SET
562 #define CONFIG_VOL_MONITOR_IR36021_READ
563 /* The lowest and highest voltage allowed for T4240RDB */
564 #define VDD_MV_MIN                      819
565 #define VDD_MV_MAX                      1212
566
567 /*
568  * eSPI - Enhanced SPI
569  */
570 #define CONFIG_SF_DEFAULT_SPEED         10000000
571 #define CONFIG_SF_DEFAULT_MODE          0
572
573 /* Qman/Bman */
574 #ifndef CONFIG_NOBQFMAN
575 #define CONFIG_SYS_DPAA_QBMAN           /* Support Q/Bman */
576 #define CONFIG_SYS_BMAN_NUM_PORTALS     50
577 #define CONFIG_SYS_BMAN_MEM_BASE        0xf4000000
578 #define CONFIG_SYS_BMAN_MEM_PHYS        0xff4000000ull
579 #define CONFIG_SYS_BMAN_MEM_SIZE        0x02000000
580 #define CONFIG_SYS_BMAN_SP_CENA_SIZE    0x4000
581 #define CONFIG_SYS_BMAN_SP_CINH_SIZE    0x1000
582 #define CONFIG_SYS_BMAN_CENA_BASE       CONFIG_SYS_BMAN_MEM_BASE
583 #define CONFIG_SYS_BMAN_CENA_SIZE       (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
584 #define CONFIG_SYS_BMAN_CINH_BASE       (CONFIG_SYS_BMAN_MEM_BASE + \
585                                         CONFIG_SYS_BMAN_CENA_SIZE)
586 #define CONFIG_SYS_BMAN_CINH_SIZE       (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
587 #define CONFIG_SYS_BMAN_SWP_ISDR_REG    0xE08
588 #define CONFIG_SYS_QMAN_NUM_PORTALS     50
589 #define CONFIG_SYS_QMAN_MEM_BASE        0xf6000000
590 #define CONFIG_SYS_QMAN_MEM_PHYS        0xff6000000ull
591 #define CONFIG_SYS_QMAN_MEM_SIZE        0x02000000
592 #define CONFIG_SYS_QMAN_SP_CENA_SIZE    0x4000
593 #define CONFIG_SYS_QMAN_SP_CINH_SIZE    0x1000
594 #define CONFIG_SYS_QMAN_CENA_BASE       CONFIG_SYS_QMAN_MEM_BASE
595 #define CONFIG_SYS_QMAN_CENA_SIZE       (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
596 #define CONFIG_SYS_QMAN_CINH_BASE       (CONFIG_SYS_QMAN_MEM_BASE + \
597                                         CONFIG_SYS_QMAN_CENA_SIZE)
598 #define CONFIG_SYS_QMAN_CINH_SIZE       (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
599 #define CONFIG_SYS_QMAN_SWP_ISDR_REG    0xE08
600
601 #define CONFIG_SYS_DPAA_FMAN
602 #define CONFIG_SYS_DPAA_PME
603 #define CONFIG_SYS_PMAN
604 #define CONFIG_SYS_DPAA_DCE
605 #define CONFIG_SYS_DPAA_RMAN
606 #define CONFIG_SYS_INTERLAKEN
607
608 /* Default address of microcode for the Linux Fman driver */
609 #if defined(CONFIG_SPIFLASH)
610 /*
611  * env is stored at 0x100000, sector size is 0x10000, ucode is stored after
612  * env, so we got 0x110000.
613  */
614 #define CONFIG_SYS_QE_FW_IN_SPIFLASH
615 #define CONFIG_SYS_FMAN_FW_ADDR 0x110000
616 #elif defined(CONFIG_SDCARD)
617 /*
618  * PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is
619  * about 1MB (2048 blocks), Env is stored after the image, and the env size is
620  * 0x2000 (16 blocks), 8 + 2048 + 16 = 2072, enlarge it to 2080.
621  */
622 #define CONFIG_SYS_QE_FMAN_FW_IN_MMC
623 #define CONFIG_SYS_FMAN_FW_ADDR (512 * 0x820)
624 #elif defined(CONFIG_NAND)
625 #define CONFIG_SYS_QE_FMAN_FW_IN_NAND
626 #define CONFIG_SYS_FMAN_FW_ADDR (8 * CONFIG_SYS_NAND_BLOCK_SIZE)
627 #else
628 #define CONFIG_SYS_QE_FMAN_FW_IN_NOR
629 #define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000
630 #endif
631 #define CONFIG_SYS_QE_FMAN_FW_LENGTH    0x10000
632 #define CONFIG_SYS_FDT_PAD              (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
633 #endif /* CONFIG_NOBQFMAN */
634
635 #ifdef CONFIG_SYS_DPAA_FMAN
636 #define CONFIG_FMAN_ENET
637 #define CONFIG_PHYLIB_10G
638 #define CONFIG_PHY_VITESSE
639 #define CONFIG_PHY_CORTINA
640 #define CONFIG_SYS_CORTINA_FW_IN_NOR
641 #define CONFIG_CORTINA_FW_ADDR          0xefe00000
642 #define CONFIG_CORTINA_FW_LENGTH        0x40000
643 #define CONFIG_PHY_TERANETICS
644 #define SGMII_PHY_ADDR1 0x0
645 #define SGMII_PHY_ADDR2 0x1
646 #define SGMII_PHY_ADDR3 0x2
647 #define SGMII_PHY_ADDR4 0x3
648 #define SGMII_PHY_ADDR5 0x4
649 #define SGMII_PHY_ADDR6 0x5
650 #define SGMII_PHY_ADDR7 0x6
651 #define SGMII_PHY_ADDR8 0x7
652 #define FM1_10GEC1_PHY_ADDR     0x10
653 #define FM1_10GEC2_PHY_ADDR     0x11
654 #define FM2_10GEC1_PHY_ADDR     0x12
655 #define FM2_10GEC2_PHY_ADDR     0x13
656 #define CORTINA_PHY_ADDR1       FM1_10GEC1_PHY_ADDR
657 #define CORTINA_PHY_ADDR2       FM1_10GEC2_PHY_ADDR
658 #define CORTINA_PHY_ADDR3       FM2_10GEC1_PHY_ADDR
659 #define CORTINA_PHY_ADDR4       FM2_10GEC2_PHY_ADDR
660 #endif
661
662 /* SATA */
663 #ifdef CONFIG_FSL_SATA_V2
664 #define CONFIG_LIBATA
665 #define CONFIG_FSL_SATA
666
667 #define CONFIG_SYS_SATA_MAX_DEVICE      2
668 #define CONFIG_SATA1
669 #define CONFIG_SYS_SATA1                CONFIG_SYS_MPC85xx_SATA1_ADDR
670 #define CONFIG_SYS_SATA1_FLAGS          FLAGS_DMA
671 #define CONFIG_SATA2
672 #define CONFIG_SYS_SATA2                CONFIG_SYS_MPC85xx_SATA2_ADDR
673 #define CONFIG_SYS_SATA2_FLAGS          FLAGS_DMA
674
675 #define CONFIG_LBA48
676 #define CONFIG_CMD_SATA
677 #endif
678
679 #ifdef CONFIG_FMAN_ENET
680 #define CONFIG_MII              /* MII PHY management */
681 #define CONFIG_ETHPRIME         "FM1@DTSEC1"
682 #define CONFIG_PHY_GIGE         /* Include GbE speed/duplex detection */
683 #endif
684
685 /*
686 * USB
687 */
688 #define CONFIG_USB_EHCI
689 #define CONFIG_USB_EHCI_FSL
690 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
691 #define CONFIG_HAS_FSL_DR_USB
692
693 #ifdef CONFIG_MMC
694 #define CONFIG_FSL_ESDHC
695 #define CONFIG_SYS_FSL_ESDHC_ADDR       CONFIG_SYS_MPC85xx_ESDHC_ADDR
696 #define CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT
697 #define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
698 #endif
699
700 /* Hash command with SHA acceleration supported in hardware */
701 #ifdef CONFIG_FSL_CAAM
702 #define CONFIG_CMD_HASH
703 #define CONFIG_SHA_HW_ACCEL
704 #endif
705
706
707 #define __USB_PHY_TYPE  utmi
708
709 /*
710  * T4240 has 3 DDR controllers. Default to 3-way interleaving. It can be
711  * 3way_1KB, 3way_4KB, 3way_8KB. T4160 has 2 DDR controllers. Default to 2-way
712  * interleaving. It can be cacheline, page, bank, superbank.
713  * See doc/README.fsl-ddr for details.
714  */
715 #ifdef CONFIG_ARCH_T4240
716 #define CTRL_INTLV_PREFERED 3way_4KB
717 #else
718 #define CTRL_INTLV_PREFERED cacheline
719 #endif
720
721 #define CONFIG_EXTRA_ENV_SETTINGS                               \
722         "hwconfig=fsl_ddr:"                                     \
723         "ctlr_intlv=" __stringify(CTRL_INTLV_PREFERED) ","      \
724         "bank_intlv=auto;"                                      \
725         "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
726         "netdev=eth0\0"                                         \
727         "uboot=" __stringify(CONFIG_UBOOTPATH) "\0"             \
728         "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0"     \
729         "tftpflash=tftpboot $loadaddr $uboot && "               \
730         "protect off $ubootaddr +$filesize && "                 \
731         "erase $ubootaddr +$filesize && "                       \
732         "cp.b $loadaddr $ubootaddr $filesize && "               \
733         "protect on $ubootaddr +$filesize && "                  \
734         "cmp.b $loadaddr $ubootaddr $filesize\0"                \
735         "consoledev=ttyS0\0"                                    \
736         "ramdiskaddr=2000000\0"                                 \
737         "ramdiskfile=t4240rdb/ramdisk.uboot\0"                  \
738         "fdtaddr=1e00000\0"                                     \
739         "fdtfile=t4240rdb/t4240rdb.dtb\0"                       \
740         "bdev=sda3\0"
741
742 #define CONFIG_HVBOOT                                   \
743         "setenv bootargs config-addr=0x60000000; "      \
744         "bootm 0x01000000 - 0x00f00000"
745
746 #define CONFIG_LINUX                                    \
747         "setenv bootargs root=/dev/ram rw "             \
748         "console=$consoledev,$baudrate $othbootargs;"   \
749         "setenv ramdiskaddr 0x02000000;"                \
750         "setenv fdtaddr 0x00c00000;"                    \
751         "setenv loadaddr 0x1000000;"                    \
752         "bootm $loadaddr $ramdiskaddr $fdtaddr"
753
754 #define CONFIG_HDBOOT                                   \
755         "setenv bootargs root=/dev/$bdev rw "           \
756         "console=$consoledev,$baudrate $othbootargs;"   \
757         "tftp $loadaddr $bootfile;"                     \
758         "tftp $fdtaddr $fdtfile;"                       \
759         "bootm $loadaddr - $fdtaddr"
760
761 #define CONFIG_NFSBOOTCOMMAND                   \
762         "setenv bootargs root=/dev/nfs rw "     \
763         "nfsroot=$serverip:$rootpath "          \
764         "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
765         "console=$consoledev,$baudrate $othbootargs;"   \
766         "tftp $loadaddr $bootfile;"             \
767         "tftp $fdtaddr $fdtfile;"               \
768         "bootm $loadaddr - $fdtaddr"
769
770 #define CONFIG_RAMBOOTCOMMAND                           \
771         "setenv bootargs root=/dev/ram rw "             \
772         "console=$consoledev,$baudrate $othbootargs;"   \
773         "tftp $ramdiskaddr $ramdiskfile;"               \
774         "tftp $loadaddr $bootfile;"                     \
775         "tftp $fdtaddr $fdtfile;"                       \
776         "bootm $loadaddr $ramdiskaddr $fdtaddr"
777
778 #define CONFIG_BOOTCOMMAND              CONFIG_LINUX
779
780 #include <asm/fsl_secure_boot.h>
781
782 #endif  /* __CONFIG_H */