2 * Configuation settings for the esd TASREG board.
5 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
7 * SPDX-License-Identifier: GPL-2.0+
11 * board/config.h - configuration options, board specific
18 #include <asm/m5249.h>
22 * High Level Configuration Options
25 #define CONFIG_MCF52x2 /* define processor family */
26 #define CONFIG_M5249 /* define processor type */
28 #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
32 #define CONFIG_MCFUART
33 #define CONFIG_SYS_UART_PORT (0)
34 #define CONFIG_BAUDRATE 19200
36 #undef CONFIG_WATCHDOG
38 #undef CONFIG_MONITOR_IS_IN_RAM /* no pre-loader required!!! ;-) */
44 #define CONFIG_BOOTP_BOOTFILESIZE
45 #define CONFIG_BOOTP_BOOTPATH
46 #define CONFIG_BOOTP_GATEWAY
47 #define CONFIG_BOOTP_HOSTNAME
51 * Command line configuration.
53 #include <config_cmd_default.h>
55 #define CONFIG_CMD_BSP
56 #define CONFIG_CMD_EEPROM
57 #define CONFIG_CMD_I2C
62 #define CONFIG_BOOTDELAY 3
64 #define CONFIG_SYS_LONGHELP /* undef to save memory */
66 #if defined(CONFIG_CMD_KGDB)
67 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
69 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
71 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
72 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
73 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
75 #define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
76 #define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
77 #define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
78 #define CONFIG_LOOPW 1 /* enable loopw command */
79 #define CONFIG_MX_CYCLIC 1 /* enable mdc/mwc commands */
81 #define CONFIG_SYS_LOAD_ADDR 0x200000 /* default load address */
83 #define CONFIG_SYS_MEMTEST_START 0x400
84 #define CONFIG_SYS_MEMTEST_END 0x380000
86 #define CONFIG_SYS_HZ 1000
89 * Clock configuration: enable only one of the following options
92 #if 0 /* this setting will run the cpu at 11MHz */
93 #define CONFIG_SYS_PLL_BYPASS 1 /* bypass PLL for test purpose */
94 #undef CONFIG_SYS_FAST_CLK /* MCF5249 can run at 140MHz */
95 #define CONFIG_SYS_CLK 11289600 /* PLL bypass */
98 #if 0 /* this setting will run the cpu at 70MHz */
99 #undef CONFIG_SYS_PLL_BYPASS /* bypass PLL for test purpose */
100 #undef CONFIG_SYS_FAST_CLK /* MCF5249 can run at 140MHz */
101 #define CONFIG_SYS_CLK 72185018 /* The next lower speed */
104 #if 1 /* this setting will run the cpu at 140MHz */
105 #undef CONFIG_SYS_PLL_BYPASS /* bypass PLL for test purpose */
106 #define CONFIG_SYS_FAST_CLK 1 /* MCF5249 can run at 140MHz */
107 #define CONFIG_SYS_CLK 132025600 /* MCF5249 can run at 140MHz */
111 * Low Level Configuration Settings
112 * (address mappings, register initial values, etc.)
113 * You should know what you are doing if you make changes here.
116 #define CONFIG_SYS_MBAR 0x10000000 /* Register Base Addrs */
117 #define CONFIG_SYS_MBAR2 0x80000000
119 /*-----------------------------------------------------------------------
122 #define CONFIG_SYS_I2C
123 #define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */
124 #define CONFIG_SYS_I2C_SOFT_SPEED 100000
125 #define CONFIG_SYS_I2C_SOFT_SLAVE 0x7F
127 #if 0 /* push-pull */
128 #define SDA 0x00800000
129 #define SCL 0x00000008
130 #define DIR0 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO_EN))
131 #define DIR1 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO1_EN))
132 #define OUT0 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO_OUT))
133 #define OUT1 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO1_OUT))
134 #define IN0 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO_READ))
135 #define IN1 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO1_READ))
136 #define I2C_INIT {OUT1|=SDA;OUT0|=SCL;}
137 #define I2C_READ ((IN1&SDA)?1:0)
138 #define I2C_SDA(x) {if(x)OUT1|=SDA;else OUT1&=~SDA;}
139 #define I2C_SCL(x) {if(x)OUT0|=SCL;else OUT0&=~SCL;}
140 #define I2C_DELAY {udelay(5);}
141 #define I2C_ACTIVE {DIR1|=SDA;}
142 #define I2C_TRISTATE {DIR1&=~SDA;}
143 #else /* open-collector */
144 #define SDA 0x00800000
145 #define SCL 0x00000008
146 #define DIR0 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO_EN))
147 #define DIR1 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO1_EN))
148 #define OUT0 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO_OUT))
149 #define OUT1 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO1_OUT))
150 #define IN0 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO_READ))
151 #define IN1 *((volatile ulong*)(CONFIG_SYS_MBAR2+MCFSIM_GPIO1_READ))
152 #define I2C_INIT {DIR1&=~SDA;DIR0&=~SCL;OUT1&=~SDA;OUT0&=~SCL;}
153 #define I2C_READ ((IN1&SDA)?1:0)
154 #define I2C_SDA(x) {if(x)DIR1&=~SDA;else DIR1|=SDA;}
155 #define I2C_SCL(x) {if(x)DIR0&=~SCL;else DIR0|=SCL;}
156 #define I2C_DELAY {udelay(5);}
157 #define I2C_ACTIVE {DIR1|=SDA;}
158 #define I2C_TRISTATE {DIR1&=~SDA;}
161 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC32 */
162 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* Bytes of address */
163 /* mask of address bits that overflow into the "EEPROM chip address" */
164 #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x01
166 * The Catalyst CAT24WC32 has 32 byte page write mode using
167 * last 5 bits of the address
169 #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5
170 #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
172 /*-----------------------------------------------------------------------
173 * Definitions for initial stack pointer and data area (in DPRAM)
175 #define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
176 #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in internal SRAM */
177 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
178 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
180 #define CONFIG_ENV_IS_IN_FLASH 1
181 #define CONFIG_ENV_ADDR 0xFFC40000 /* Address of Environment Sector*/
182 #define CONFIG_ENV_SIZE 0x10000 /* Total Size of Environment Sector */
183 #define CONFIG_ENV_SECT_SIZE 0x10000 /* see README - env sector total size */
185 /*-----------------------------------------------------------------------
186 * Start addresses for the final memory configuration
187 * (Set up by the startup code)
188 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
190 #define CONFIG_SYS_SDRAM_BASE 0x00000000
191 #define CONFIG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */
192 #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE
194 #if 0 /* test-only */
195 #define CONFIG_PRAM 512 /* test-only for SDRAM problem!!!!!!!!!!!!!!!!!!!! */
198 #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
200 #define CONFIG_SYS_MONITOR_LEN 0x20000
201 #define CONFIG_SYS_MALLOC_LEN (1 * 1024*1024) /* Reserve 1 MB for malloc() */
202 #define CONFIG_SYS_BOOTPARAMS_LEN 64*1024
205 * For booting Linux, the board info and command line data
206 * have to be in the first 8 MB of memory, since this is
207 * the maximum mapped by the Linux kernel during initialization ??
209 #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
211 /*-----------------------------------------------------------------------
214 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
215 #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
217 #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
218 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
220 #define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
221 #define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
222 #define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
224 * The following defines are added for buggy IOP480 byte interface.
225 * All other boards should use the standard values (CPCI405 etc.)
227 #define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */
228 #define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */
229 #define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */
231 #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
233 /*-----------------------------------------------------------------------
234 * Cache Configuration
236 #define CONFIG_SYS_CACHELINE_SIZE 16
238 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
239 CONFIG_SYS_INIT_RAM_SIZE - 8)
240 #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
241 CONFIG_SYS_INIT_RAM_SIZE - 4)
242 #define CONFIG_SYS_ICACHE_INV (CF_CACR_DCM)
243 #define CONFIG_SYS_CACHE_ACR1 (CONFIG_SYS_SDRAM_BASE | \
244 CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
245 CF_ACR_EN | CF_ACR_SM_ALL)
246 #define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CEIB | \
249 /*-----------------------------------------------------------------------
250 * Memory bank definitions
253 /* CS0 - AMD Flash, address 0xffc00000 */
254 #define CONFIG_SYS_CS0_BASE 0xffc00000
255 #define CONFIG_SYS_CS0_CTRL 0x00001980 /* WS=0110, AA=1, PS=10 */
256 /** Note: There is a CSMR0/DRAM vector problem, need to disable C/I ***/
257 #define CONFIG_SYS_CS0_MASK 0x003f0021 /* 4MB, AA=0, WP=0, C/I=1, V=1 */
259 /* CS1 - FPGA, address 0xe0000000 */
260 #define CONFIG_SYS_CS1_BASE 0xe0000000
261 #define CONFIG_SYS_CS1_CTRL 0x00000d80 /* WS=0011, AA=1, PS=10 */
262 #define CONFIG_SYS_CS1_MASK 0x00010001 /* 128kB, AA=0, WP=0, C/I=0, V=1*/
264 /*-----------------------------------------------------------------------
267 #define CONFIG_SYS_GPIO_FUNC 0x00000008 /* Set gpio pins: none */
268 #define CONFIG_SYS_GPIO1_FUNC 0x00df00f0 /* 36-39(SWITCH),48-52(FPGAs),54*/
269 #define CONFIG_SYS_GPIO_EN 0x00000008 /* Set gpio output enable */
270 #define CONFIG_SYS_GPIO1_EN 0x00c70000 /* Set gpio output enable */
271 #define CONFIG_SYS_GPIO_OUT 0x00000008 /* Set outputs to default state */
272 #define CONFIG_SYS_GPIO1_OUT 0x00c70000 /* Set outputs to default state */
274 #define CONFIG_SYS_GPIO1_LED 0x00400000 /* user led */
276 /*-----------------------------------------------------------------------
279 #define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
280 #define CONFIG_SYS_FPGA_MAX_SIZE 512*1024 /* 512kByte is enough for XC2S200*/
282 /* FPGA program pin configuration */
283 #define CONFIG_SYS_FPGA_PRG 0x00010000 /* FPGA program pin (ppc output) */
284 #define CONFIG_SYS_FPGA_CLK 0x00040000 /* FPGA clk pin (ppc output) */
285 #define CONFIG_SYS_FPGA_DATA 0x00020000 /* FPGA data pin (ppc output) */
286 #define CONFIG_SYS_FPGA_INIT 0x00080000 /* FPGA init pin (ppc input) */
287 #define CONFIG_SYS_FPGA_DONE 0x00100000 /* FPGA done pin (ppc input) */
289 #endif /* _TASREG_H */