]> git.sur5r.net Git - u-boot/blob - include/configs/at91sam9m10g45ek.h
configs: Migrate CMD_NAND*
[u-boot] / include / configs / at91sam9m10g45ek.h
1 /*
2  * (C) Copyright 2007-2008
3  * Stelian Pop <stelian@popies.net>
4  * Lead Tech Design <www.leadtechdesign.com>
5  *
6  * Configuation settings for the AT91SAM9M10G45EK board(and AT91SAM9G45EKES).
7  *
8  * SPDX-License-Identifier:     GPL-2.0+
9  */
10
11 #ifndef __CONFIG_H
12 #define __CONFIG_H
13
14 #include <asm/hardware.h>
15
16 #define CONFIG_SYS_TEXT_BASE            0x73f00000
17
18 #define CONFIG_ATMEL_LEGACY             /* required until (g)pio is fixed */
19
20 /* ARM asynchronous clock */
21 #define CONFIG_SYS_AT91_SLOW_CLOCK      32768
22 #define CONFIG_SYS_AT91_MAIN_CLOCK      12000000 /* from 12 MHz crystal */
23
24 #define CONFIG_AT91SAM9M10G45EK
25
26 #define CONFIG_CMDLINE_TAG              /* enable passing of ATAGs      */
27 #define CONFIG_SETUP_MEMORY_TAGS
28 #define CONFIG_INITRD_TAG
29 #define CONFIG_SKIP_LOWLEVEL_INIT
30
31 /* general purpose I/O */
32 #define CONFIG_ATMEL_LEGACY             /* required until (g)pio is fixed */
33
34 /* LCD */
35 #define LCD_BPP                         LCD_COLOR8
36 #define CONFIG_LCD_LOGO
37 #undef LCD_TEST_PATTERN
38 #define CONFIG_LCD_INFO
39 #define CONFIG_LCD_INFO_BELOW_LOGO
40 #define CONFIG_ATMEL_LCD
41 #define CONFIG_ATMEL_LCD_RGB565
42 /* board specific(not enough SRAM) */
43 #define CONFIG_AT91SAM9G45_LCD_BASE             0x73E00000
44
45 /*
46  * BOOTP options
47  */
48 #define CONFIG_BOOTP_BOOTFILESIZE
49 #define CONFIG_BOOTP_BOOTPATH
50 #define CONFIG_BOOTP_GATEWAY
51 #define CONFIG_BOOTP_HOSTNAME
52
53 /* SDRAM */
54 #define CONFIG_NR_DRAM_BANKS            1
55 #define CONFIG_SYS_SDRAM_BASE           ATMEL_BASE_CS6
56 #define CONFIG_SYS_SDRAM_SIZE           0x08000000
57
58 #define CONFIG_SYS_INIT_SP_ADDR \
59         (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
60
61 /* NAND flash */
62 #ifdef CONFIG_CMD_NAND
63 #define CONFIG_NAND_ATMEL
64 #define CONFIG_SYS_MAX_NAND_DEVICE              1
65 #define CONFIG_SYS_NAND_BASE                    ATMEL_BASE_CS3
66 #define CONFIG_SYS_NAND_DBW_8
67 /* our ALE is AD21 */
68 #define CONFIG_SYS_NAND_MASK_ALE                (1 << 21)
69 /* our CLE is AD22 */
70 #define CONFIG_SYS_NAND_MASK_CLE                (1 << 22)
71 #define CONFIG_SYS_NAND_ENABLE_PIN              AT91_PIN_PC14
72 #define CONFIG_SYS_NAND_READY_PIN               AT91_PIN_PC8
73
74 #endif
75
76 /* Ethernet */
77 #define CONFIG_RESET_PHY_R
78 #define CONFIG_AT91_WANTS_COMMON_PHY
79
80 #define CONFIG_SYS_LOAD_ADDR            0x22000000      /* load address */
81
82 #define CONFIG_SYS_MEMTEST_START        CONFIG_SYS_SDRAM_BASE
83 #define CONFIG_SYS_MEMTEST_END          0x23e00000
84
85 #ifdef CONFIG_SYS_USE_NANDFLASH
86 /* bootstrap + u-boot + env in nandflash */
87 #define CONFIG_ENV_OFFSET               0x120000
88 #define CONFIG_ENV_OFFSET_REDUND        0x100000
89 #define CONFIG_ENV_SIZE                 0x20000
90
91 #define CONFIG_BOOTCOMMAND                                              \
92         "nand read 0x70000000 0x200000 0x300000;"                       \
93         "bootm 0x70000000"
94 #define CONFIG_BOOTARGS                                                 \
95         "console=ttyS0,115200 earlyprintk "                             \
96         "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro,"          \
97         "256k(env),256k(env_redundant),256k(spare),"                    \
98         "512k(dtb),6M(kernel)ro,-(rootfs) "                             \
99         "root=/dev/mtdblock7 rw rootfstype=jffs2"
100 #elif CONFIG_SYS_USE_MMC
101 /* bootstrap + u-boot + env + linux in mmc */
102 #define CONFIG_ENV_SIZE         0x4000
103
104 #define CONFIG_BOOTARGS         "console=ttyS0,115200 " \
105                                 "mtdparts=atmel_nand:" \
106                                 "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \
107                                 "root=/dev/mmcblk0p2 rw rootwait"
108 #define CONFIG_BOOTCOMMAND      "fatload mmc 0:1 0x71000000 dtb; " \
109                                 "fatload mmc 0:1 0x72000000 zImage; " \
110                                 "bootz 0x72000000 - 0x71000000"
111 #endif
112
113 #define CONFIG_SYS_CBSIZE               256
114 #define CONFIG_SYS_MAXARGS              16
115 #define CONFIG_SYS_LONGHELP
116 #define CONFIG_CMDLINE_EDITING
117 #define CONFIG_AUTO_COMPLETE
118
119 /*
120  * Size of malloc() pool
121  */
122 #define CONFIG_SYS_MALLOC_LEN           ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
123
124 /* Defines for SPL */
125 #define CONFIG_SPL_FRAMEWORK
126 #define CONFIG_SPL_TEXT_BASE            0x300000
127 #define CONFIG_SPL_MAX_SIZE             0x010000
128 #define CONFIG_SPL_STACK                0x310000
129
130 #define CONFIG_SYS_MONITOR_LEN          0x80000
131
132 #ifdef CONFIG_SYS_USE_MMC
133
134 #define CONFIG_SPL_BSS_START_ADDR       0x70000000
135 #define CONFIG_SPL_BSS_MAX_SIZE         0x00080000
136 #define CONFIG_SYS_SPL_MALLOC_START     0x70080000
137 #define CONFIG_SYS_SPL_MALLOC_SIZE      0x00080000
138
139 #define CONFIG_SPL_LDSCRIPT             arch/arm/mach-at91/arm926ejs/u-boot-spl.lds
140 #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION      1
141 #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME         "u-boot.img"
142
143 #elif CONFIG_SYS_USE_NANDFLASH
144 #define CONFIG_SPL_NAND_DRIVERS
145 #define CONFIG_SPL_NAND_BASE
146 #define CONFIG_SPL_NAND_ECC
147 #define CONFIG_SPL_NAND_SOFTECC
148 #define CONFIG_SYS_NAND_U_BOOT_OFFS     0x40000
149 #define CONFIG_SYS_NAND_U_BOOT_SIZE     0x80000
150 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
151
152 #define CONFIG_SYS_NAND_PAGE_SIZE       0x800
153 #define CONFIG_SYS_NAND_BLOCK_SIZE      0x20000
154 #define CONFIG_SYS_NAND_PAGE_COUNT      64
155 #define CONFIG_SYS_NAND_BAD_BLOCK_POS   NAND_LARGE_BADBLOCK_POS
156 #define CONFIG_SYS_NAND_ECCSIZE         256
157 #define CONFIG_SYS_NAND_ECCBYTES        3
158 #define CONFIG_SYS_NAND_OOBSIZE         64
159 #define CONFIG_SYS_NAND_ECCPOS          { 40, 41, 42, 43, 44, 45, 46, 47, \
160                                           48, 49, 50, 51, 52, 53, 54, 55, \
161                                           56, 57, 58, 59, 60, 61, 62, 63, }
162 #endif
163
164 #define CONFIG_SPL_ATMEL_SIZE
165 #define CONFIG_SYS_MASTER_CLOCK         132096000
166 #define CONFIG_SYS_AT91_PLLA            0x20c73f03
167 #define CONFIG_SYS_MCKR                 0x1301
168 #define CONFIG_SYS_MCKR_CSS             0x1302
169
170 #endif