2 * Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
3 * on behalf of DENX Software Engineering GmbH
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License as
7 * published by the Free Software Foundation; either version 2 of
8 * the License, or (at your option) any later version.
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 #ifndef __M28EVK_CONFIG_H__
21 #define __M28EVK_CONFIG_H__
26 #define CONFIG_MX28 /* i.MX28 SoC */
27 #define CONFIG_MXS_GPIO /* GPIO control */
28 #define CONFIG_SYS_HZ 1000 /* Ticks per second */
31 * Define M28EVK machine type by hand until it lands in mach-types
33 #define MACH_TYPE_M28EVK 3613
35 #define CONFIG_MACH_TYPE MACH_TYPE_M28EVK
37 #include <asm/arch/regs-base.h>
39 #define CONFIG_SYS_NO_FLASH
40 #define CONFIG_BOARD_EARLY_INIT_F
41 #define CONFIG_ARCH_MISC_INIT
47 #define CONFIG_SPL_NO_CPU_SUPPORT_CODE
48 #define CONFIG_SPL_START_S_PATH "arch/arm/cpu/arm926ejs/mxs"
49 #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/arm926ejs/mxs/u-boot-spl.lds"
50 #define CONFIG_SPL_LIBCOMMON_SUPPORT
51 #define CONFIG_SPL_LIBGENERIC_SUPPORT
52 #define CONFIG_SPL_GPIO_SUPPORT
57 #include <config_cmd_default.h>
58 #define CONFIG_DISPLAY_CPUINFO
59 #define CONFIG_DOS_PARTITION
61 #define CONFIG_CMD_CACHE
62 #define CONFIG_CMD_DATE
63 #define CONFIG_CMD_DHCP
64 #define CONFIG_CMD_EEPROM
65 #define CONFIG_CMD_EXT2
66 #define CONFIG_CMD_FAT
67 #define CONFIG_CMD_GPIO
68 #define CONFIG_CMD_GREPENV
69 #define CONFIG_CMD_I2C
70 #define CONFIG_CMD_MII
71 #define CONFIG_CMD_MMC
72 #define CONFIG_CMD_NAND
73 #define CONFIG_CMD_NET
74 #define CONFIG_CMD_NFS
75 #define CONFIG_CMD_PING
76 #define CONFIG_CMD_SETEXPR
78 #define CONFIG_CMD_SPI
79 #define CONFIG_CMD_USB
82 #define CONFIG_REGEX /* Enable regular expression support */
85 * Memory configurations
87 #define CONFIG_NR_DRAM_BANKS 1 /* 1 bank of DRAM */
88 #define PHYS_SDRAM_1 0x40000000 /* Base address */
89 #define PHYS_SDRAM_1_SIZE 0x20000000 /* Max 512 MB RAM */
90 #define CONFIG_SYS_MALLOC_LEN 0x00400000 /* 4 MB for malloc */
91 #define CONFIG_SYS_GBL_DATA_SIZE 128 /* Initial data */
92 #define CONFIG_SYS_MEMTEST_START 0x40000000 /* Memtest start adr */
93 #define CONFIG_SYS_MEMTEST_END 0x40400000 /* 4 MB RAM test */
94 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
95 /* Point initial SP in SRAM so SPL can use it too. */
97 #define CONFIG_SYS_INIT_RAM_ADDR 0x00000000
98 #define CONFIG_SYS_INIT_RAM_SIZE (128 * 1024)
100 #define CONFIG_SYS_INIT_SP_OFFSET \
101 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
102 #define CONFIG_SYS_INIT_SP_ADDR \
103 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
105 * We need to sacrifice first 4 bytes of RAM here to avoid triggering some
106 * strange BUG in ROM corrupting first 4 bytes of RAM when loading U-Boot
107 * binary. In case there was more of this mess, 0x100 bytes are skipped.
109 #define CONFIG_SYS_TEXT_BASE 0x40000100
112 * U-Boot general configurations
114 #define CONFIG_SYS_LONGHELP
115 #define CONFIG_SYS_PROMPT "=> "
116 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */
117 #define CONFIG_SYS_PBSIZE \
118 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
119 /* Print buffer size */
120 #define CONFIG_SYS_MAXARGS 32 /* Max number of command args */
121 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
122 /* Boot argument buffer size */
123 #define CONFIG_VERSION_VARIABLE /* U-BOOT version */
124 #define CONFIG_AUTO_COMPLETE /* Command auto complete */
125 #define CONFIG_CMDLINE_EDITING /* Command history etc */
126 #define CONFIG_SYS_HUSH_PARSER
131 #define CONFIG_PL011_SERIAL
132 #define CONFIG_PL011_CLOCK 24000000
133 #define CONFIG_PL01x_PORTS { (void *)MXS_UARTDBG_BASE }
134 #define CONFIG_CONS_INDEX 0
135 #define CONFIG_BAUDRATE 115200 /* Default baud rate */
140 #ifdef CONFIG_CMD_MMC
142 #define CONFIG_BOUNCE_BUFFER
143 #define CONFIG_GENERIC_MMC
144 #define CONFIG_MXS_MMC
150 #define CONFIG_APBH_DMA
155 #define CONFIG_ENV_SIZE (16 * 1024)
156 #ifdef CONFIG_CMD_NAND
157 #define CONFIG_NAND_MXS
158 #define CONFIG_SYS_MAX_NAND_DEVICE 1
159 #define CONFIG_SYS_NAND_BASE 0x60000000
160 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
162 /* Environment is in NAND */
163 #define CONFIG_ENV_IS_IN_NAND
164 #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
165 #define CONFIG_ENV_SECT_SIZE (128 * 1024)
166 #define CONFIG_ENV_RANGE (512 * 1024)
167 #define CONFIG_ENV_OFFSET 0x300000
168 #define CONFIG_ENV_OFFSET_REDUND \
169 (CONFIG_ENV_OFFSET + CONFIG_ENV_RANGE)
171 #define CONFIG_CMD_UBI
172 #define CONFIG_CMD_UBIFS
173 #define CONFIG_CMD_MTDPARTS
174 #define CONFIG_RBTREE
176 #define CONFIG_MTD_DEVICE
177 #define CONFIG_MTD_PARTITIONS
178 #define MTDIDS_DEFAULT "nand0=gpmi-nand"
179 #define MTDPARTS_DEFAULT \
180 "mtdparts=gpmi-nand:" \
181 "3m(bootloader)ro," \
182 "512k(environment)," \
183 "512k(redundant-environment)," \
189 #define CONFIG_ENV_IS_NOWHERE
193 * Ethernet on SOC (FEC)
195 #ifdef CONFIG_CMD_NET
196 #define CONFIG_ETHPRIME "FEC0"
197 #define CONFIG_FEC_MXC
199 #define CONFIG_FEC_XCV_TYPE RMII
205 #ifdef CONFIG_CMD_I2C
206 #define CONFIG_I2C_MXS
207 #define CONFIG_HARD_I2C
208 #define CONFIG_SYS_I2C_SPEED 400000
214 #ifdef CONFIG_CMD_EEPROM
215 #define CONFIG_SYS_I2C_MULTI_EEPROMS
216 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
222 #ifdef CONFIG_CMD_DATE
223 /* Use the internal RTC in the MXS chip */
224 #define CONFIG_RTC_INTERNAL
225 #ifdef CONFIG_RTC_INTERNAL
226 #define CONFIG_RTC_MXS
228 #define CONFIG_RTC_M41T62
229 #define CONFIG_SYS_I2C_RTC_ADDR 0x68
230 #define CONFIG_SYS_M41T11_BASE_YEAR 2000
237 #ifdef CONFIG_CMD_USB
238 #define CONFIG_USB_EHCI
239 #define CONFIG_USB_EHCI_MXS
240 #define CONFIG_EHCI_MXS_PORT0
241 #define CONFIG_EHCI_MXS_PORT1
242 #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
243 #define CONFIG_EHCI_IS_TDI
244 #define CONFIG_USB_STORAGE
250 #ifdef CONFIG_CMD_SPI
251 #define CONFIG_HARD_SPI
252 #define CONFIG_MXS_SPI
253 #define CONFIG_SPI_HALF_DUPLEX
254 #define CONFIG_DEFAULT_SPI_BUS 2
255 #define CONFIG_DEFAULT_SPI_CS 0
256 #define CONFIG_DEFAULT_SPI_MODE SPI_MODE_0
260 #define CONFIG_SPI_FLASH
261 #define CONFIG_SPI_FLASH_STMICRO
262 #define CONFIG_SF_DEFAULT_BUS 2
263 #define CONFIG_SF_DEFAULT_CS 0
264 #define CONFIG_SF_DEFAULT_SPEED 40000000
265 #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
267 #define CONFIG_ENV_SPI_BUS 2
268 #define CONFIG_ENV_SPI_CS 0
269 #define CONFIG_ENV_SPI_MAX_HZ 40000000
270 #define CONFIG_ENV_SPI_MODE SPI_MODE_0
278 #define CONFIG_CFB_CONSOLE
279 #define CONFIG_VIDEO_MXS
280 #define CONFIG_VIDEO_LOGO
281 #define CONFIG_VIDEO_SW_CURSOR
282 #define CONFIG_VGA_AS_SINGLE_DEVICE
283 #define CONFIG_SYS_CONSOLE_IS_IN_ENV
284 #define CONFIG_SPLASH_SCREEN
285 #define CONFIG_CMD_BMP
286 #define CONFIG_BMP_16BPP
287 #define CONFIG_VIDEO_BMP_RLE8
288 #define CONFIG_VIDEO_BMP_GZIP
289 #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (512 << 10)
295 #define CONFIG_CMDLINE_TAG
296 #define CONFIG_SETUP_MEMORY_TAGS
297 #define CONFIG_BOOTDELAY 3
298 #define CONFIG_BOOTFILE "uImage"
299 #define CONFIG_BOOTARGS "console=ttyAMA0,115200n8 "
300 #define CONFIG_BOOTCOMMAND "run bootcmd_net"
301 #define CONFIG_LOADADDR 0x42000000
302 #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
303 #define CONFIG_OF_LIBFDT
308 #define CONFIG_EXTRA_ENV_SETTINGS \
309 "update_nand_full_filename=u-boot.nand\0" \
310 "update_nand_firmware_filename=u-boot.sb\0" \
311 "update_sd_firmware_filename=u-boot.sd\0" \
312 "update_nand_firmware_maxsz=0x100000\0" \
313 "update_nand_stride=0x40\0" /* MX28 datasheet ch. 12.12 */ \
314 "update_nand_count=0x4\0" /* MX28 datasheet ch. 12.12 */ \
315 "update_nand_get_fcb_size=" /* Get size of FCB blocks */ \
318 "setexpr fcb_sz ${update_nand_stride} * ${update_nand_count};" \
319 "setexpr update_nand_fcb ${fcb_sz} * ${nand_writesize}\0" \
320 "update_nand_full=" /* Update FCB, DBBT and FW */ \
321 "if tftp ${update_nand_full_filename} ; then " \
322 "run update_nand_get_fcb_size ; " \
323 "nand scrub -y 0x0 ${filesize} ; " \
324 "nand write.raw ${loadaddr} 0x0 ${fcb_sz} ; " \
325 "setexpr update_off ${loadaddr} + ${update_nand_fcb} ; " \
326 "setexpr update_sz ${filesize} - ${update_nand_fcb} ; " \
327 "nand write ${update_off} ${update_nand_fcb} ${update_sz} ; " \
329 "update_nand_firmware=" /* Update only firmware */ \
330 "if tftp ${update_nand_firmware_filename} ; then " \
331 "run update_nand_get_fcb_size ; " \
332 "setexpr fcb_sz ${update_nand_fcb} * 2 ; " /* FCB + DBBT */ \
333 "setexpr fw_sz ${update_nand_firmware_maxsz} * 2 ; " \
334 "setexpr fw_off ${fcb_sz} + ${update_nand_firmware_maxsz};" \
335 "nand erase ${fcb_sz} ${fw_sz} ; " \
336 "nand write ${loadaddr} ${fcb_sz} ${filesize} ; " \
337 "nand write ${loadaddr} ${fw_off} ${filesize} ; " \
339 "update_sd_firmware=" /* Update the SD firmware partition */ \
340 "if mmc rescan ; then " \
341 "if tftp ${update_sd_firmware_filename} ; then " \
342 "setexpr fw_sz ${filesize} / 0x200 ; " /* SD block size */ \
343 "setexpr fw_sz ${fw_sz} + 1 ; " \
344 "mmc write ${loadaddr} 0x800 ${fw_sz} ; " \
348 #endif /* __M28EVK_CONFIG_H__ */