]> git.sur5r.net Git - u-boot/blob - include/configs/tbs2910.h
spi: zynqmp_gqspi: Add support for ZynqMP qspi driver
[u-boot] / include / configs / tbs2910.h
1 /* SPDX-License-Identifier: GPL-2.0+ */
2 /*
3  * Copyright (C) 2014 Soeren Moch <smoch@web.de>
4  *
5  * Configuration settings for the TBS2910 MatrixARM board.
6  */
7
8 #ifndef __TBS2910_CONFIG_H
9 #define __TBS2910_CONFIG_H
10
11 #include "mx6_common.h"
12
13 /* General configuration */
14
15 #define CONFIG_MACH_TYPE                3980
16
17 #define CONFIG_SYS_HZ                   1000
18
19 #define CONFIG_IMX_THERMAL
20
21 /* Physical Memory Map */
22 #define CONFIG_NR_DRAM_BANKS            1
23 #define CONFIG_SYS_SDRAM_BASE           MMDC0_ARB_BASE_ADDR
24
25 #define CONFIG_SYS_INIT_RAM_ADDR        IRAM_BASE_ADDR
26 #define CONFIG_SYS_INIT_RAM_SIZE        IRAM_SIZE
27 #define CONFIG_SYS_INIT_SP_OFFSET \
28         (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
29 #define CONFIG_SYS_INIT_SP_ADDR \
30         (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
31
32 #define CONFIG_SYS_MALLOC_LEN           (128 * 1024 * 1024)
33
34 #define CONFIG_SYS_MEMTEST_START        CONFIG_SYS_SDRAM_BASE
35 #define CONFIG_SYS_MEMTEST_END \
36         (CONFIG_SYS_MEMTEST_START + 500 * 1024 * 1024)
37
38 #define CONFIG_SYS_BOOTMAPSZ            0x10000000
39
40 /* Serial console */
41 #define CONFIG_MXC_UART
42 #define CONFIG_MXC_UART_BASE            UART1_BASE /* select UART1/UART2 */
43
44 /* Filesystems / image support */
45
46 /* MMC */
47 #define CONFIG_SYS_FSL_USDHC_NUM        3
48 #define CONFIG_SYS_FSL_ESDHC_ADDR       USDHC4_BASE_ADDR
49 #define CONFIG_SUPPORT_EMMC_BOOT
50
51 /* Ethernet */
52 #define CONFIG_FEC_MXC
53 #define CONFIG_FEC_MXC
54 #define CONFIG_MII
55 #define IMX_FEC_BASE                    ENET_BASE_ADDR
56 #define CONFIG_FEC_XCV_TYPE             RGMII
57 #define CONFIG_ETHPRIME                 "FEC"
58 #define CONFIG_FEC_MXC_PHYADDR          4
59 #define CONFIG_PHY_ATHEROS
60
61 /* Framebuffer */
62 #ifdef CONFIG_VIDEO
63 #define CONFIG_VIDEO_IPUV3
64 #define CONFIG_VIDEO_BMP_RLE8
65 #define CONFIG_IMX_HDMI
66 #define CONFIG_IMX_VIDEO_SKIP
67 #endif
68
69 /* PCI */
70 #ifdef CONFIG_CMD_PCI
71 #define CONFIG_PCI_SCAN_SHOW
72 #define CONFIG_PCIE_IMX
73 #define CONFIG_PCIE_IMX_PERST_GPIO      IMX_GPIO_NR(7, 12)
74 #endif
75
76 /* SATA */
77 #ifdef CONFIG_CMD_SATA
78 #define CONFIG_SYS_SATA_MAX_DEVICE      1
79 #define CONFIG_DWC_AHSATA_PORT_ID       0
80 #define CONFIG_DWC_AHSATA_BASE_ADDR     SATA_ARB_BASE_ADDR
81 #define CONFIG_LBA48
82 #endif
83
84 /* USB */
85 #ifdef CONFIG_CMD_USB
86 #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
87 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
88 #define CONFIG_MXC_USB_PORTSC           (PORT_PTS_UTMI | PORT_PTS_PTW)
89 #ifdef CONFIG_CMD_USB_MASS_STORAGE
90 #define CONFIG_USBD_HS
91 #endif /* CONFIG_CMD_USB_MASS_STORAGE */
92 #ifdef CONFIG_USB_KEYBOARD
93 #define CONFIG_PREBOOT \
94         "usb start; " \
95         "if hdmidet; then " \
96                 "run set_con_hdmi; " \
97         "else " \
98                 "run set_con_serial; " \
99         "fi;"
100 #endif /* CONFIG_USB_KEYBOARD */
101 #endif /* CONFIG_CMD_USB      */
102
103 /* RTC */
104 #ifdef CONFIG_CMD_DATE
105 #define CONFIG_RTC_DS1307
106 #define CONFIG_SYS_RTC_BUS_NUM          2
107 #endif
108
109 /* I2C */
110 #ifdef CONFIG_CMD_I2C
111 #define CONFIG_SYS_I2C
112 #define CONFIG_SYS_I2C_MXC
113 #define CONFIG_SYS_I2C_MXC_I2C1         /* enable I2C bus 1 */
114 #define CONFIG_SYS_I2C_MXC_I2C2         /* enable I2C bus 2 */
115 #define CONFIG_SYS_I2C_MXC_I2C3         /* enable I2C bus 3 */
116 #define CONFIG_SYS_I2C_SPEED            100000
117 #define CONFIG_I2C_EDID
118 #endif
119
120 /* Environment organization */
121 #define CONFIG_SYS_MMC_ENV_DEV          2 /* overwritten on SD boot */
122 #define CONFIG_SYS_MMC_ENV_PART         1 /* overwritten on SD boot */
123 #define CONFIG_ENV_SIZE                 (8 * 1024)
124 #define CONFIG_ENV_OFFSET               (384 * 1024)
125 #define CONFIG_ENV_OVERWRITE
126
127 #define CONFIG_EXTRA_ENV_SETTINGS \
128         "bootargs_mmc1=console=ttymxc0,115200 di0_primary console=tty1\0" \
129         "bootargs_mmc2=video=mxcfb0:dev=hdmi,1920x1080M@60 " \
130                         "video=mxcfb1:off video=mxcfb2:off fbmem=28M\0" \
131         "bootargs_mmc3=root=/dev/mmcblk0p1 rootwait consoleblank=0 quiet\0" \
132         "bootargs_mmc=setenv bootargs ${bootargs_mmc1} ${bootargs_mmc2} " \
133                         "${bootargs_mmc3}\0" \
134         "bootargs_upd=setenv bootargs console=ttymxc0,115200 " \
135                         "rdinit=/sbin/init enable_wait_mode=off\0" \
136         "bootcmd_mmc=run bootargs_mmc; mmc dev 2; " \
137                         "mmc read 0x10800000 0x800 0x4000; bootm 0x10800000\0" \
138         "bootcmd_up1=load mmc 1 0x10800000 uImage\0" \
139         "bootcmd_up2=load mmc 1 0x10d00000 uramdisk.img; " \
140                         "run bootargs_upd; " \
141                         "bootm 0x10800000 0x10d00000\0" \
142         "console=ttymxc0\0" \
143         "fan=gpio set 92\0" \
144         "set_con_serial=setenv stdout serial; " \
145                         "setenv stderr serial;\0" \
146         "set_con_hdmi=setenv stdout serial,vga; " \
147                         "setenv stderr serial,vga;\0" \
148         "stderr=serial,vga;\0" \
149         "stdin=serial,usbkbd;\0" \
150         "stdout=serial,vga;\0"
151
152 #define CONFIG_BOOTCOMMAND \
153         "mmc rescan; " \
154         "if run bootcmd_up1; then " \
155                 "run bootcmd_up2; " \
156         "else " \
157                 "run bootcmd_mmc; " \
158         "fi"
159
160 #endif                         /* __TBS2910_CONFIG_H * */