2 * Copyright (C) 2011 Samsung Electronics
3 * Heungjun Kim <riverful.kim@samsung.com>
5 * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
7 * SPDX-License-Identifier: GPL-2.0+
10 #ifndef __CONFIG_TRATS_H
11 #define __CONFIG_TRATS_H
13 #include <configs/exynos4-common.h>
17 #define CONFIG_TIZEN /* TIZEN lib */
19 #define CONFIG_SYS_L2CACHE_OFF
20 #ifndef CONFIG_SYS_L2CACHE_OFF
21 #define CONFIG_SYS_L2_PL310
22 #define CONFIG_SYS_PL310_BASE 0x10502000
25 /* TRATS has 4 banks of DRAM */
26 #define CONFIG_NR_DRAM_BANKS 4
27 #define CONFIG_SYS_SDRAM_BASE 0x40000000
28 #define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
29 #define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */
31 /* memtest works on */
32 #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
33 #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
34 #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
36 /* select serial console configuration */
37 #define CONFIG_SERIAL2
39 #define CONFIG_MACH_TYPE MACH_TYPE_TRATS
41 #define CONFIG_BOOTCOMMAND "run autoboot"
42 #define CONFIG_DEFAULT_CONSOLE "ttySAC2,115200n8"
44 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR \
45 - GENERATED_GBL_DATA_SIZE)
47 #define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
49 #define CONFIG_SYS_MONITOR_BASE 0x00000000
51 #define CONFIG_BOOTBLOCK "10"
52 #define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
54 #define CONFIG_SYS_MMC_ENV_DEV CONFIG_MMC_DEFAULT_DEV
55 #define CONFIG_ENV_SIZE 4096
56 #define CONFIG_ENV_OFFSET ((32 - 4) << 10) /* 32KiB - 4KiB */
58 #define CONFIG_ENV_OVERWRITE
60 /* Tizen - partitions definitions */
61 #define PARTS_CSA "csa-mmc"
62 #define PARTS_BOOT "boot"
63 #define PARTS_QBOOT "qboot"
64 #define PARTS_CSC "csc"
65 #define PARTS_ROOT "platform"
66 #define PARTS_DATA "data"
67 #define PARTS_UMS "ums"
69 #define PARTS_DEFAULT \
70 "uuid_disk=${uuid_gpt_disk};" \
71 "name="PARTS_CSA",start=5MiB,size=8MiB,uuid=${uuid_gpt_"PARTS_CSA"};" \
72 "name="PARTS_BOOT",size=60MiB,uuid=${uuid_gpt_"PARTS_BOOT"};" \
73 "name="PARTS_QBOOT",size=100MiB,uuid=${uuid_gpt_"PARTS_QBOOT"};" \
74 "name="PARTS_CSC",size=150MiB,uuid=${uuid_gpt_"PARTS_CSC"};" \
75 "name="PARTS_ROOT",size=1536MiB,uuid=${uuid_gpt_"PARTS_ROOT"};" \
76 "name="PARTS_DATA",size=3000MiB,uuid=${uuid_gpt_"PARTS_DATA"};" \
77 "name="PARTS_UMS",size=-,uuid=${uuid_gpt_"PARTS_UMS"}\0" \
79 #define CONFIG_DFU_ALT \
80 "u-boot raw 0x80 0x400;" \
82 "/modem.bin ext4 0 2;" \
83 "/exynos4210-trats.dtb ext4 0 2;" \
84 ""PARTS_CSA" part 0 1;" \
85 ""PARTS_BOOT" part 0 2;" \
86 ""PARTS_QBOOT" part 0 3;" \
87 ""PARTS_CSC" part 0 4;" \
88 ""PARTS_ROOT" part 0 5;" \
89 ""PARTS_DATA" part 0 6;" \
90 ""PARTS_UMS" part 0 7;" \
91 "params.bin raw 0x38 0x8;" \
92 "/Image.itb ext4 0 2\0"
94 #define CONFIG_EXTRA_ENV_SETTINGS \
97 "if run loaddtb; then " \
98 "bootm 0x40007FC0 - ${fdtaddr};" \
100 "bootm 0x40007FC0;\0" \
102 "mmc dev 0 2; mmc write 0 0x42100000 0 0x200;" \
105 "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
106 "lpj=lpj=3981312\0" \
108 "setenv bootargs root=/dev/nfs rw " \
109 "nfsroot=${nfsroot},nolock,tcp " \
110 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
111 "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
114 "setenv bootargs root=/dev/ram0 rw rootfstype=ext2 " \
115 "${console} ${meminfo} " \
116 "initrd=0x43000000,8M ramdisk=8192\0" \
118 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
119 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
121 "bootchart=setenv opts init=/sbin/bootchartd; run bootcmd\0" \
122 "boottrace=setenv opts initcall_debug; run bootcmd\0" \
123 "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
125 "rootfstype=ext4\0" \
126 "console=" CONFIG_DEFAULT_CONSOLE "\0" \
127 "meminfo=crashkernel=32M@0x50000000\0" \
128 "nfsroot=/nfsroot/arm\0" \
129 "bootblock=" CONFIG_BOOTBLOCK "\0" \
130 "loaduimage=ext4load mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 uImage\0" \
131 "loaddtb=ext4load mmc ${mmcdev}:${mmcbootpart} ${fdtaddr} " \
136 "opts=always_resume=1\0" \
137 "partitions=" PARTS_DEFAULT \
138 "dfu_alt_info=" CONFIG_DFU_ALT \
139 "spladdr=0x40000100\0" \
141 "splfile=falcon.bin\0" \
143 "setexpr spl_imgsize ${splsize} + 8 ;" \
144 "setenv spl_imgsize 0x${spl_imgsize};" \
145 "setexpr spl_imgaddr ${spladdr} - 8 ;" \
146 "setexpr spl_addr_tmp ${spladdr} - 4 ;" \
147 "mw.b ${spl_imgaddr} 0x00 ${spl_imgsize};run loaduimage;" \
148 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
149 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo};" \
150 "spl export atags 0x40007FC0;" \
151 "crc32 ${spladdr} ${splsize} ${spl_imgaddr};" \
152 "mw.l ${spl_addr_tmp} ${splsize};" \
153 "ext4write mmc ${mmcdev}:${mmcbootpart}" \
154 " /${splfile} ${spl_imgaddr} ${spl_imgsize};" \
155 "setenv spl_imgsize;" \
156 "setenv spl_imgaddr;" \
157 "setenv spl_addr_tmp;\0" \
158 CONFIG_EXTRA_ENV_ITB \
159 "fdtaddr=40800000\0" \
161 /* Falcon mode definitions */
162 #define CONFIG_SYS_SPL_ARGS_ADDR CONFIG_SYS_SDRAM_BASE + 0x100
166 /* Security subsystem - enable hw_rand() */
167 #define CONFIG_EXYNOS_ACE_SHA
169 /* Common misc for Samsung */
170 #define CONFIG_MISC_COMMON
172 #define CONFIG_MISC_INIT_R
174 /* Download menu - Samsung common */
175 #define CONFIG_LCD_MENU
177 /* Download menu - definitions for check keys */
180 #define KEY_PWR_PMIC_NAME "MAX8997_PMIC"
181 #define KEY_PWR_STATUS_REG MAX8997_REG_STATUS1
182 #define KEY_PWR_STATUS_MASK (1 << 0)
183 #define KEY_PWR_INTERRUPT_REG MAX8997_REG_INT1
184 #define KEY_PWR_INTERRUPT_MASK (1 << 0)
186 #define KEY_VOL_UP_GPIO EXYNOS4_GPIO_X20
187 #define KEY_VOL_DOWN_GPIO EXYNOS4_GPIO_X21
188 #endif /* __ASSEMBLY__ */
191 #define LCD_BPP LCD_COLOR16
194 #define CONFIG_BMP_16BPP
195 #define CONFIG_FB_ADDR 0x52504000
196 #define CONFIG_EXYNOS_MIPI_DSIM
197 #define CONFIG_VIDEO_BMP_GZIP
198 #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE ((500 * 160 * 4) + 54)
200 #endif /* __CONFIG_H */