2 * exynos_lcd.h - Exynos LCD Controller structures
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
7 * SPDX-License-Identifier: GPL-2.0+
10 #ifndef _EXYNOS_LCD_H_
11 #define _EXYNOS_LCD_H_
14 FIMD_RGB_INTERFACE = 1,
15 FIMD_CPU_INTERFACE = 2,
18 enum exynos_fb_rgb_mode_t {
25 typedef struct vidinfo {
26 ushort vl_col; /* Number of columns (i.e. 640) */
27 ushort vl_row; /* Number of rows (i.e. 480) */
28 ushort vl_rot; /* Rotation of Display (0, 1, 2, 3) */
29 ushort vl_width; /* Width of display area in millimeters */
30 ushort vl_height; /* Height of display area in millimeters */
32 /* LCD configuration register */
33 u_char vl_freq; /* Frequency */
34 u_char vl_clkp; /* Clock polarity */
35 u_char vl_oep; /* Output Enable polarity */
36 u_char vl_hsp; /* Horizontal Sync polarity */
37 u_char vl_vsp; /* Vertical Sync polarity */
38 u_char vl_dp; /* Data polarity */
39 u_char vl_bpix; /* Bits per pixel */
41 /* Horizontal control register. Timing from data sheet */
42 u_char vl_hspw; /* Horz sync pulse width */
43 u_char vl_hfpd; /* Wait before of line */
44 u_char vl_hbpd; /* Wait end of line */
46 /* Vertical control register. */
47 u_char vl_vspw; /* Vertical sync pulse width */
48 u_char vl_vfpd; /* Wait before of frame */
49 u_char vl_vbpd; /* Wait end of frame */
50 u_char vl_cmd_allow_len; /* Wait end of frame */
53 unsigned int init_delay;
54 unsigned int power_on_delay;
55 unsigned int reset_delay;
56 unsigned int interface_mode;
57 unsigned int mipi_enabled;
58 unsigned int dp_enabled;
59 unsigned int cs_setup;
60 unsigned int wr_setup;
64 unsigned int logo_width;
65 unsigned int logo_height;
68 unsigned long logo_addr;
69 unsigned int rgb_mode;
70 unsigned int resolution;
72 /* parent clock name(MPLL, EPLL or VPLL) */
73 unsigned int pclk_name;
74 /* ratio value for source clock from parent clock. */
75 unsigned int sclk_div;
77 unsigned int dual_lcd_enabled;
78 struct exynos_fb *reg;
79 struct exynos_platform_mipi_dsim *dsim_platform_data_dt;