git.sur5r.net Git - u-boot/blob - include/mpc83xx.h

   1 /*
   2  * Copyright (C) 2004-2007, 2010 Freescale Semiconductor, Inc.
   3  *
   4  * See file CREDITS for list of people who contributed to this
   5  * project.
   6  *
   7  * This program is free software; you can redistribute it and/or
   8  * modify it under the terms of the GNU General Public License as
   9  * published by the Free Software Foundation; either version 2 of
  10  * the License, or (at your option) any later version.
  11  */
  12
  13 #ifndef __MPC83XX_H__
  14 #define __MPC83XX_H__
  15
  16 #include <config.h>
  17 #include <asm/fsl_lbc.h>
  18 #if defined(CONFIG_E300)
  19 #include <asm/e300.h>
  20 #endif
  21
  22 /* MPC83xx cpu provide RCR register to do reset thing specially
  23  */
  24 #define MPC83xx_RESET
  25
  26 /* System reset offset (PowerPC standard)
  27  */
  28 #define EXC_OFF_SYS_RESET               0x0100
  29 #define _START_OFFSET                   EXC_OFF_SYS_RESET
  30
  31 /* IMMRBAR - Internal Memory Register Base Address
  32  */
  33 #ifndef CONFIG_DEFAULT_IMMR
  34 #define CONFIG_DEFAULT_IMMR             0xFF400000      /* Default IMMR base address */
  35 #endif
  36 #define IMMRBAR                         0x0000          /* Register offset to immr */
  37 #define IMMRBAR_BASE_ADDR               0xFFF00000      /* Base address mask */
  38 #define IMMRBAR_RES                     ~(IMMRBAR_BASE_ADDR)
  39
  40 /* LAWBAR - Local Access Window Base Address Register
  41  */
  42 #define LBLAWBAR0                       0x0020          /* Register offset to immr */
  43 #define LBLAWAR0                        0x0024
  44 #define LBLAWBAR1                       0x0028
  45 #define LBLAWAR1                        0x002C
  46 #define LBLAWBAR2                       0x0030
  47 #define LBLAWAR2                        0x0034
  48 #define LBLAWBAR3                       0x0038
  49 #define LBLAWAR3                        0x003C
  50 #define LAWBAR_BAR                      0xFFFFF000      /* Base address mask */
  51
  52 /* SPRIDR - System Part and Revision ID Register
  53  */
  54 #define SPRIDR_PARTID                   0xFFFF0000      /* Part Id */
  55 #define SPRIDR_REVID                    0x0000FFFF      /* Revision Id */
  56
  57 #if defined(CONFIG_MPC834x)
  58 #define REVID_MAJOR(spridr)             ((spridr & 0x0000FF00) >> 8)
  59 #define REVID_MINOR(spridr)             (spridr & 0x000000FF)
  60 #else
  61 #define REVID_MAJOR(spridr)             ((spridr & 0x000000F0) >> 4)
  62 #define REVID_MINOR(spridr)             (spridr & 0x0000000F)
  63 #endif
  64
  65 #define PARTID_NO_E(spridr)             ((spridr & 0xFFFE0000) >> 16)
  66 #define SPR_FAMILY(spridr)              ((spridr & 0xFFF00000) >> 20)
  67
  68 #define SPR_8308                        0x8100
  69 #define SPR_831X_FAMILY                 0x80B
  70 #define SPR_8311                        0x80B2
  71 #define SPR_8313                        0x80B0
  72 #define SPR_8314                        0x80B6
  73 #define SPR_8315                        0x80B4
  74 #define SPR_832X_FAMILY                 0x806
  75 #define SPR_8321                        0x8066
  76 #define SPR_8323                        0x8062
  77 #define SPR_834X_FAMILY                 0x803
  78 #define SPR_8343                        0x8036
  79 #define SPR_8347_TBGA_                  0x8032
  80 #define SPR_8347_PBGA_                  0x8034
  81 #define SPR_8349                        0x8030
  82 #define SPR_836X_FAMILY                 0x804
  83 #define SPR_8358_TBGA_                  0x804A
  84 #define SPR_8358_PBGA_                  0x804E
  85 #define SPR_8360                        0x8048
  86 #define SPR_837X_FAMILY                 0x80C
  87 #define SPR_8377                        0x80C6
  88 #define SPR_8378                        0x80C4
  89 #define SPR_8379                        0x80C2
  90
  91 /* SPCR - System Priority Configuration Register
  92  */
  93 #define SPCR_PCIHPE                     0x10000000      /* PCI Highest Priority Enable */
  94 #define SPCR_PCIHPE_SHIFT               (31-3)
  95 #define SPCR_PCIPR                      0x03000000      /* PCI bridge system bus request priority */
  96 #define SPCR_PCIPR_SHIFT                (31-7)
  97 #define SPCR_OPT                        0x00800000      /* Optimize */
  98 #define SPCR_OPT_SHIFT                  (31-8)
  99 #define SPCR_TBEN                       0x00400000      /* E300 PowerPC core time base unit enable */
 100 #define SPCR_TBEN_SHIFT                 (31-9)
 101 #define SPCR_COREPR                     0x00300000      /* E300 PowerPC Core system bus request priority */
 102 #define SPCR_COREPR_SHIFT               (31-11)
 103
 104 #if defined(CONFIG_MPC834x)
 105 /* SPCR bits - MPC8349 specific */
 106 #define SPCR_TSEC1DP                    0x00003000      /* TSEC1 data priority */
 107 #define SPCR_TSEC1DP_SHIFT              (31-19)
 108 #define SPCR_TSEC1BDP                   0x00000C00      /* TSEC1 buffer descriptor priority */
 109 #define SPCR_TSEC1BDP_SHIFT             (31-21)
 110 #define SPCR_TSEC1EP                    0x00000300      /* TSEC1 emergency priority */
 111 #define SPCR_TSEC1EP_SHIFT              (31-23)
 112 #define SPCR_TSEC2DP                    0x00000030      /* TSEC2 data priority */
 113 #define SPCR_TSEC2DP_SHIFT              (31-27)
 114 #define SPCR_TSEC2BDP                   0x0000000C      /* TSEC2 buffer descriptor priority */
 115 #define SPCR_TSEC2BDP_SHIFT             (31-29)
 116 #define SPCR_TSEC2EP                    0x00000003      /* TSEC2 emergency priority */
 117 #define SPCR_TSEC2EP_SHIFT              (31-31)
 118
 119 #elif defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
 120         defined(CONFIG_MPC837x)
 121 /* SPCR bits - MPC8308, MPC831x and MPC837x specific */
 122 #define SPCR_TSECDP                     0x00003000      /* TSEC data priority */
 123 #define SPCR_TSECDP_SHIFT               (31-19)
 124 #define SPCR_TSECBDP                    0x00000C00      /* TSEC buffer descriptor priority */
 125 #define SPCR_TSECBDP_SHIFT              (31-21)
 126 #define SPCR_TSECEP                     0x00000300      /* TSEC emergency priority */
 127 #define SPCR_TSECEP_SHIFT               (31-23)
 128 #endif
 129
 130 /* SICRL/H - System I/O Configuration Register Low/High
 131  */
 132 #if defined(CONFIG_MPC834x)
 133 /* SICRL bits - MPC8349 specific */
 134 #define SICRL_LDP_A                     0x80000000
 135 #define SICRL_USB1                      0x40000000
 136 #define SICRL_USB0                      0x20000000
 137 #define SICRL_UART                      0x0C000000
 138 #define SICRL_GPIO1_A                   0x02000000
 139 #define SICRL_GPIO1_B                   0x01000000
 140 #define SICRL_GPIO1_C                   0x00800000
 141 #define SICRL_GPIO1_D                   0x00400000
 142 #define SICRL_GPIO1_E                   0x00200000
 143 #define SICRL_GPIO1_F                   0x00180000
 144 #define SICRL_GPIO1_G                   0x00040000
 145 #define SICRL_GPIO1_H                   0x00020000
 146 #define SICRL_GPIO1_I                   0x00010000
 147 #define SICRL_GPIO1_J                   0x00008000
 148 #define SICRL_GPIO1_K                   0x00004000
 149 #define SICRL_GPIO1_L                   0x00003000
 150
 151 /* SICRH bits - MPC8349 specific */
 152 #define SICRH_DDR                       0x80000000
 153 #define SICRH_TSEC1_A                   0x10000000
 154 #define SICRH_TSEC1_B                   0x08000000
 155 #define SICRH_TSEC1_C                   0x04000000
 156 #define SICRH_TSEC1_D                   0x02000000
 157 #define SICRH_TSEC1_E                   0x01000000
 158 #define SICRH_TSEC1_F                   0x00800000
 159 #define SICRH_TSEC2_A                   0x00400000
 160 #define SICRH_TSEC2_B                   0x00200000
 161 #define SICRH_TSEC2_C                   0x00100000
 162 #define SICRH_TSEC2_D                   0x00080000
 163 #define SICRH_TSEC2_E                   0x00040000
 164 #define SICRH_TSEC2_F                   0x00020000
 165 #define SICRH_TSEC2_G                   0x00010000
 166 #define SICRH_TSEC2_H                   0x00008000
 167 #define SICRH_GPIO2_A                   0x00004000
 168 #define SICRH_GPIO2_B                   0x00002000
 169 #define SICRH_GPIO2_C                   0x00001000
 170 #define SICRH_GPIO2_D                   0x00000800
 171 #define SICRH_GPIO2_E                   0x00000400
 172 #define SICRH_GPIO2_F                   0x00000200
 173 #define SICRH_GPIO2_G                   0x00000180
 174 #define SICRH_GPIO2_H                   0x00000060
 175 #define SICRH_TSOBI1                    0x00000002
 176 #define SICRH_TSOBI2                    0x00000001
 177
 178 #elif defined(CONFIG_MPC8360)
 179 /* SICRL bits - MPC8360 specific */
 180 #define SICRL_LDP_A                     0xC0000000
 181 #define SICRL_LCLK_1                    0x10000000
 182 #define SICRL_LCLK_2                    0x08000000
 183 #define SICRL_SRCID_A                   0x03000000
 184 #define SICRL_IRQ_CKSTP_A               0x00C00000
 185
 186 /* SICRH bits - MPC8360 specific */
 187 #define SICRH_DDR                       0x80000000
 188 #define SICRH_SECONDARY_DDR             0x40000000
 189 #define SICRH_SDDROE                    0x20000000
 190 #define SICRH_IRQ3                      0x10000000
 191 #define SICRH_UC1EOBI                   0x00000004
 192 #define SICRH_UC2E1OBI                  0x00000002
 193 #define SICRH_UC2E2OBI                  0x00000001
 194
 195 #elif defined(CONFIG_MPC832x)
 196 /* SICRL bits - MPC832x specific */
 197 #define SICRL_LDP_LCS_A                 0x80000000
 198 #define SICRL_IRQ_CKS                   0x20000000
 199 #define SICRL_PCI_MSRC                  0x10000000
 200 #define SICRL_URT_CTPR                  0x06000000
 201 #define SICRL_IRQ_CTPR                  0x00C00000
 202
 203 #elif defined(CONFIG_MPC8313)
 204 /* SICRL bits - MPC8313 specific */
 205 #define SICRL_LBC                       0x30000000
 206 #define SICRL_UART                      0x0C000000
 207 #define SICRL_SPI_A                     0x03000000
 208 #define SICRL_SPI_B                     0x00C00000
 209 #define SICRL_SPI_C                     0x00300000
 210 #define SICRL_SPI_D                     0x000C0000
 211 #define SICRL_USBDR_11                  0x00000C00
 212 #define SICRL_USBDR_10                  0x00000800
 213 #define SICRL_USBDR_01                  0x00000400
 214 #define SICRL_USBDR_00                  0x00000000
 215 #define SICRL_ETSEC1_A                  0x0000000C
 216 #define SICRL_ETSEC2_A                  0x00000003
 217
 218 /* SICRH bits - MPC8313 specific */
 219 #define SICRH_INTR_A                    0x02000000
 220 #define SICRH_INTR_B                    0x00C00000
 221 #define SICRH_IIC                       0x00300000
 222 #define SICRH_ETSEC2_B                  0x000C0000
 223 #define SICRH_ETSEC2_C                  0x00030000
 224 #define SICRH_ETSEC2_D                  0x0000C000
 225 #define SICRH_ETSEC2_E                  0x00003000
 226 #define SICRH_ETSEC2_F                  0x00000C00
 227 #define SICRH_ETSEC2_G                  0x00000300
 228 #define SICRH_ETSEC1_B                  0x00000080
 229 #define SICRH_ETSEC1_C                  0x00000060
 230 #define SICRH_GTX1_DLY                  0x00000008
 231 #define SICRH_GTX2_DLY                  0x00000004
 232 #define SICRH_TSOBI1                    0x00000002
 233 #define SICRH_TSOBI2                    0x00000001
 234
 235 #elif defined(CONFIG_MPC8315)
 236 /* SICRL bits - MPC8315 specific */
 237 #define SICRL_DMA_CH0                   0xc0000000
 238 #define SICRL_DMA_SPI                   0x30000000
 239 #define SICRL_UART                      0x0c000000
 240 #define SICRL_IRQ4                      0x02000000
 241 #define SICRL_IRQ5                      0x01800000
 242 #define SICRL_IRQ6_7                    0x00400000
 243 #define SICRL_IIC1                      0x00300000
 244 #define SICRL_TDM                       0x000c0000
 245 #define SICRL_TDM_SHARED                0x00030000
 246 #define SICRL_PCI_A                     0x0000c000
 247 #define SICRL_ELBC_A                    0x00003000
 248 #define SICRL_ETSEC1_A                  0x000000c0
 249 #define SICRL_ETSEC1_B                  0x00000030
 250 #define SICRL_ETSEC1_C                  0x0000000c
 251 #define SICRL_TSEXPOBI                  0x00000001
 252
 253 /* SICRH bits - MPC8315 specific */
 254 #define SICRH_GPIO_0                    0xc0000000
 255 #define SICRH_GPIO_1                    0x30000000
 256 #define SICRH_GPIO_2                    0x0c000000
 257 #define SICRH_GPIO_3                    0x03000000
 258 #define SICRH_GPIO_4                    0x00c00000
 259 #define SICRH_GPIO_5                    0x00300000
 260 #define SICRH_GPIO_6                    0x000c0000
 261 #define SICRH_GPIO_7                    0x00030000
 262 #define SICRH_GPIO_8                    0x0000c000
 263 #define SICRH_GPIO_9                    0x00003000
 264 #define SICRH_GPIO_10                   0x00000c00
 265 #define SICRH_GPIO_11                   0x00000300
 266 #define SICRH_ETSEC2_A                  0x000000c0
 267 #define SICRH_TSOBI1                    0x00000002
 268 #define SICRH_TSOBI2                    0x00000001
 269
 270 #elif defined(CONFIG_MPC837x)
 271 /* SICRL bits - MPC837x specific */
 272 #define SICRL_USB_A                     0xC0000000
 273 #define SICRL_USB_B                     0x30000000
 274 #define SICRL_USB_B_SD                  0x20000000
 275 #define SICRL_UART                      0x0C000000
 276 #define SICRL_GPIO_A                    0x02000000
 277 #define SICRL_GPIO_B                    0x01000000
 278 #define SICRL_GPIO_C                    0x00800000
 279 #define SICRL_GPIO_D                    0x00400000
 280 #define SICRL_GPIO_E                    0x00200000
 281 #define SICRL_GPIO_F                    0x00180000
 282 #define SICRL_GPIO_G                    0x00040000
 283 #define SICRL_GPIO_H                    0x00020000
 284 #define SICRL_GPIO_I                    0x00010000
 285 #define SICRL_GPIO_J                    0x00008000
 286 #define SICRL_GPIO_K                    0x00004000
 287 #define SICRL_GPIO_L                    0x00003000
 288 #define SICRL_DMA_A                     0x00000800
 289 #define SICRL_DMA_B                     0x00000400
 290 #define SICRL_DMA_C                     0x00000200
 291 #define SICRL_DMA_D                     0x00000100
 292 #define SICRL_DMA_E                     0x00000080
 293 #define SICRL_DMA_F                     0x00000040
 294 #define SICRL_DMA_G                     0x00000020
 295 #define SICRL_DMA_H                     0x00000010
 296 #define SICRL_DMA_I                     0x00000008
 297 #define SICRL_DMA_J                     0x00000004
 298 #define SICRL_LDP_A                     0x00000002
 299 #define SICRL_LDP_B                     0x00000001
 300
 301 /* SICRH bits - MPC837x specific */
 302 #define SICRH_DDR                       0x80000000
 303 #define SICRH_TSEC1_A                   0x10000000
 304 #define SICRH_TSEC1_B                   0x08000000
 305 #define SICRH_TSEC2_A                   0x00400000
 306 #define SICRH_TSEC2_B                   0x00200000
 307 #define SICRH_TSEC2_C                   0x00100000
 308 #define SICRH_TSEC2_D                   0x00080000
 309 #define SICRH_TSEC2_E                   0x00040000
 310 #define SICRH_TMR                       0x00010000
 311 #define SICRH_GPIO2_A                   0x00008000
 312 #define SICRH_GPIO2_B                   0x00004000
 313 #define SICRH_GPIO2_C                   0x00002000
 314 #define SICRH_GPIO2_D                   0x00001000
 315 #define SICRH_GPIO2_E                   0x00000C00
 316 #define SICRH_GPIO2_E_SD                0x00000800
 317 #define SICRH_GPIO2_F                   0x00000300
 318 #define SICRH_GPIO2_G                   0x000000C0
 319 #define SICRH_GPIO2_H                   0x00000030
 320 #define SICRH_SPI                       0x00000003
 321 #define SICRH_SPI_SD                    0x00000001
 322
 323 #elif defined(CONFIG_MPC8308)
 324 /* SICRL bits - MPC8308 specific */
 325 #define SICRL_SPI_PF0                   (0 << 28)
 326 #define SICRL_SPI_PF1                   (1 << 28)
 327 #define SICRL_SPI_PF3                   (3 << 28)
 328 #define SICRL_UART_PF0                  (0 << 26)
 329 #define SICRL_UART_PF1                  (1 << 26)
 330 #define SICRL_UART_PF3                  (3 << 26)
 331 #define SICRL_IRQ_PF0                   (0 << 24)
 332 #define SICRL_IRQ_PF1                   (1 << 24)
 333 #define SICRL_I2C2_PF0                  (0 << 20)
 334 #define SICRL_I2C2_PF1                  (1 << 20)
 335 #define SICRL_ETSEC1_TX_CLK             (0 << 6)
 336 #define SICRL_ETSEC1_GTX_CLK125         (1 << 6)
 337
 338 /* SICRH bits - MPC8308 specific */
 339 #define SICRH_ESDHC_A_SD                (0 << 30)
 340 #define SICRH_ESDHC_A_GTM               (1 << 30)
 341 #define SICRH_ESDHC_A_GPIO              (3 << 30)
 342 #define SICRH_ESDHC_B_SD                (0 << 28)
 343 #define SICRH_ESDHC_B_GTM               (1 << 28)
 344 #define SICRH_ESDHC_B_GPIO              (3 << 28)
 345 #define SICRH_ESDHC_C_SD                (0 << 26)
 346 #define SICRH_ESDHC_C_GTM               (1 << 26)
 347 #define SICRH_ESDHC_C_GPIO              (3 << 26)
 348 #define SICRH_GPIO_A_GPIO               (0 << 24)
 349 #define SICRH_GPIO_A_TSEC2              (1 << 24)
 350 #define SICRH_GPIO_B_GPIO               (0 << 22)
 351 #define SICRH_GPIO_B_TSEC2_TX_CLK       (1 << 22)
 352 #define SICRH_GPIO_B_TSEC2_GTX_CLK125   (2 << 22)
 353 #define SICRH_IEEE1588_A_TMR            (1 << 20)
 354 #define SICRH_IEEE1588_A_GPIO           (3 << 20)
 355 #define SICRH_USB                       (1 << 18)
 356 #define SICRH_GTM_GTM                   (1 << 16)
 357 #define SICRH_GTM_GPIO                  (3 << 16)
 358 #define SICRH_IEEE1588_B_TMR            (1 << 14)
 359 #define SICRH_IEEE1588_B_GPIO           (3 << 14)
 360 #define SICRH_ETSEC2_CRS                (1 << 12)
 361 #define SICRH_ETSEC2_GPIO               (3 << 12)
 362 #define SICRH_GPIOSEL_0                 (0 << 8)
 363 #define SICRH_GPIOSEL_1                 (1 << 8)
 364 #define SICRH_TMROBI_V3P3               (0 << 4)
 365 #define SICRH_TMROBI_V2P5               (1 << 4)
 366 #define SICRH_TSOBI1_V3P3               (0 << 1)
 367 #define SICRH_TSOBI1_V2P5               (1 << 1)
 368 #define SICRH_TSOBI2_V3P3               (0 << 0)
 369 #define SICRH_TSOBI2_V2P5               (1 << 0)
 370 #endif
 371
 372 /* SWCRR - System Watchdog Control Register
 373  */
 374 #define SWCRR                           0x0204          /* Register offset to immr */
 375 #define SWCRR_SWTC                      0xFFFF0000      /* Software Watchdog Time Count */
 376 #define SWCRR_SWEN                      0x00000004      /* Watchdog Enable bit */
 377 #define SWCRR_SWRI                      0x00000002      /* Software Watchdog Reset/Interrupt Select bit */
 378 #define SWCRR_SWPR                      0x00000001      /* Software Watchdog Counter Prescale bit */
 379 #define SWCRR_RES                       ~(SWCRR_SWTC | SWCRR_SWEN | SWCRR_SWRI | SWCRR_SWPR)
 380
 381 /* SWCNR - System Watchdog Counter Register
 382  */
 383 #define SWCNR                           0x0208          /* Register offset to immr */
 384 #define SWCNR_SWCN                      0x0000FFFF      /* Software Watchdog Count mask */
 385 #define SWCNR_RES                       ~(SWCNR_SWCN)
 386
 387 /* SWSRR - System Watchdog Service Register
 388  */
 389 #define SWSRR                           0x020E          /* Register offset to immr */
 390
 391 /* ACR - Arbiter Configuration Register
 392  */
 393 #define ACR_COREDIS                     0x10000000      /* Core disable */
 394 #define ACR_COREDIS_SHIFT               (31-7)
 395 #define ACR_PIPE_DEP                    0x00070000      /* Pipeline depth */
 396 #define ACR_PIPE_DEP_SHIFT              (31-15)
 397 #define ACR_PCI_RPTCNT                  0x00007000      /* PCI repeat count */
 398 #define ACR_PCI_RPTCNT_SHIFT            (31-19)
 399 #define ACR_RPTCNT                      0x00000700      /* Repeat count */
 400 #define ACR_RPTCNT_SHIFT                (31-23)
 401 #define ACR_APARK                       0x00000030      /* Address parking */
 402 #define ACR_APARK_SHIFT                 (31-27)
 403 #define ACR_PARKM                       0x0000000F      /* Parking master */
 404 #define ACR_PARKM_SHIFT                 (31-31)
 405
 406 /* ATR - Arbiter Timers Register
 407  */
 408 #define ATR_DTO                         0x00FF0000      /* Data time out */
 409 #define ATR_DTO_SHIFT                   16
 410 #define ATR_ATO                         0x000000FF      /* Address time out */
 411 #define ATR_ATO_SHIFT                   0
 412
 413 /* AER - Arbiter Event Register
 414  */
 415 #define AER_ETEA                        0x00000020      /* Transfer error */
 416 #define AER_RES                         0x00000010      /* Reserved transfer type */
 417 #define AER_ECW                         0x00000008      /* External control word transfer type */
 418 #define AER_AO                          0x00000004      /* Address Only transfer type */
 419 #define AER_DTO                         0x00000002      /* Data time out */
 420 #define AER_ATO                         0x00000001      /* Address time out */
 421
 422 /* AEATR - Arbiter Event Address Register
 423  */
 424 #define AEATR_EVENT                     0x07000000      /* Event type */
 425 #define AEATR_EVENT_SHIFT               24
 426 #define AEATR_MSTR_ID                   0x001F0000      /* Master Id */
 427 #define AEATR_MSTR_ID_SHIFT             16
 428 #define AEATR_TBST                      0x00000800      /* Transfer burst */
 429 #define AEATR_TBST_SHIFT                11
 430 #define AEATR_TSIZE                     0x00000700      /* Transfer Size */
 431 #define AEATR_TSIZE_SHIFT               8
 432 #define AEATR_TTYPE                     0x0000001F      /* Transfer Type */
 433 #define AEATR_TTYPE_SHIFT               0
 434
 435 /* HRCWL - Hard Reset Configuration Word Low
 436  */
 437 #define HRCWL_LBIUCM                    0x80000000
 438 #define HRCWL_LBIUCM_SHIFT              31
 439 #define HRCWL_LCL_BUS_TO_SCB_CLK_1X1    0x00000000
 440 #define HRCWL_LCL_BUS_TO_SCB_CLK_2X1    0x80000000
 441
 442 #define HRCWL_DDRCM                     0x40000000
 443 #define HRCWL_DDRCM_SHIFT               30
 444 #define HRCWL_DDR_TO_SCB_CLK_1X1        0x00000000
 445 #define HRCWL_DDR_TO_SCB_CLK_2X1        0x40000000
 446
 447 #define HRCWL_SPMF                      0x0f000000
 448 #define HRCWL_SPMF_SHIFT                24
 449 #define HRCWL_CSB_TO_CLKIN_16X1         0x00000000
 450 #define HRCWL_CSB_TO_CLKIN_1X1          0x01000000
 451 #define HRCWL_CSB_TO_CLKIN_2X1          0x02000000
 452 #define HRCWL_CSB_TO_CLKIN_3X1          0x03000000
 453 #define HRCWL_CSB_TO_CLKIN_4X1          0x04000000
 454 #define HRCWL_CSB_TO_CLKIN_5X1          0x05000000
 455 #define HRCWL_CSB_TO_CLKIN_6X1          0x06000000
 456 #define HRCWL_CSB_TO_CLKIN_7X1          0x07000000
 457 #define HRCWL_CSB_TO_CLKIN_8X1          0x08000000
 458 #define HRCWL_CSB_TO_CLKIN_9X1          0x09000000
 459 #define HRCWL_CSB_TO_CLKIN_10X1         0x0A000000
 460 #define HRCWL_CSB_TO_CLKIN_11X1         0x0B000000
 461 #define HRCWL_CSB_TO_CLKIN_12X1         0x0C000000
 462 #define HRCWL_CSB_TO_CLKIN_13X1         0x0D000000
 463 #define HRCWL_CSB_TO_CLKIN_14X1         0x0E000000
 464 #define HRCWL_CSB_TO_CLKIN_15X1         0x0F000000
 465
 466 #define HRCWL_VCO_BYPASS                0x00000000
 467 #define HRCWL_VCO_1X2                   0x00000000
 468 #define HRCWL_VCO_1X4                   0x00200000
 469 #define HRCWL_VCO_1X8                   0x00400000
 470
 471 #define HRCWL_COREPLL                   0x007F0000
 472 #define HRCWL_COREPLL_SHIFT             16
 473 #define HRCWL_CORE_TO_CSB_BYPASS        0x00000000
 474 #define HRCWL_CORE_TO_CSB_1X1           0x00020000
 475 #define HRCWL_CORE_TO_CSB_1_5X1         0x00030000
 476 #define HRCWL_CORE_TO_CSB_2X1           0x00040000
 477 #define HRCWL_CORE_TO_CSB_2_5X1         0x00050000
 478 #define HRCWL_CORE_TO_CSB_3X1           0x00060000
 479
 480 #if defined(CONFIG_MPC8360) || defined(CONFIG_MPC832x)
 481 #define HRCWL_CEVCOD                    0x000000C0
 482 #define HRCWL_CEVCOD_SHIFT              6
 483 #define HRCWL_CE_PLL_VCO_DIV_4          0x00000000
 484 #define HRCWL_CE_PLL_VCO_DIV_8          0x00000040
 485 #define HRCWL_CE_PLL_VCO_DIV_2          0x00000080
 486
 487 #define HRCWL_CEPDF                     0x00000020
 488 #define HRCWL_CEPDF_SHIFT               5
 489 #define HRCWL_CE_PLL_DIV_1X1            0x00000000
 490 #define HRCWL_CE_PLL_DIV_2X1            0x00000020
 491
 492 #define HRCWL_CEPMF                     0x0000001F
 493 #define HRCWL_CEPMF_SHIFT               0
 494 #define HRCWL_CE_TO_PLL_1X16_           0x00000000
 495 #define HRCWL_CE_TO_PLL_1X2             0x00000002
 496 #define HRCWL_CE_TO_PLL_1X3             0x00000003
 497 #define HRCWL_CE_TO_PLL_1X4             0x00000004
 498 #define HRCWL_CE_TO_PLL_1X5             0x00000005
 499 #define HRCWL_CE_TO_PLL_1X6             0x00000006
 500 #define HRCWL_CE_TO_PLL_1X7             0x00000007
 501 #define HRCWL_CE_TO_PLL_1X8             0x00000008
 502 #define HRCWL_CE_TO_PLL_1X9             0x00000009
 503 #define HRCWL_CE_TO_PLL_1X10            0x0000000A
 504 #define HRCWL_CE_TO_PLL_1X11            0x0000000B
 505 #define HRCWL_CE_TO_PLL_1X12            0x0000000C
 506 #define HRCWL_CE_TO_PLL_1X13            0x0000000D
 507 #define HRCWL_CE_TO_PLL_1X14            0x0000000E
 508 #define HRCWL_CE_TO_PLL_1X15            0x0000000F
 509 #define HRCWL_CE_TO_PLL_1X16            0x00000010
 510 #define HRCWL_CE_TO_PLL_1X17            0x00000011
 511 #define HRCWL_CE_TO_PLL_1X18            0x00000012
 512 #define HRCWL_CE_TO_PLL_1X19            0x00000013
 513 #define HRCWL_CE_TO_PLL_1X20            0x00000014
 514 #define HRCWL_CE_TO_PLL_1X21            0x00000015
 515 #define HRCWL_CE_TO_PLL_1X22            0x00000016
 516 #define HRCWL_CE_TO_PLL_1X23            0x00000017
 517 #define HRCWL_CE_TO_PLL_1X24            0x00000018
 518 #define HRCWL_CE_TO_PLL_1X25            0x00000019
 519 #define HRCWL_CE_TO_PLL_1X26            0x0000001A
 520 #define HRCWL_CE_TO_PLL_1X27            0x0000001B
 521 #define HRCWL_CE_TO_PLL_1X28            0x0000001C
 522 #define HRCWL_CE_TO_PLL_1X29            0x0000001D
 523 #define HRCWL_CE_TO_PLL_1X30            0x0000001E
 524 #define HRCWL_CE_TO_PLL_1X31            0x0000001F
 525
 526 #elif defined(CONFIG_MPC8308) || defined(CONFIG_MPC8315)
 527 #define HRCWL_SVCOD                     0x30000000
 528 #define HRCWL_SVCOD_SHIFT               28
 529 #define HRCWL_SVCOD_DIV_2               0x00000000
 530 #define HRCWL_SVCOD_DIV_4               0x10000000
 531 #define HRCWL_SVCOD_DIV_8               0x20000000
 532 #define HRCWL_SVCOD_DIV_1               0x30000000
 533
 534 #elif defined(CONFIG_MPC837x)
 535 #define HRCWL_SVCOD                     0x30000000
 536 #define HRCWL_SVCOD_SHIFT               28
 537 #define HRCWL_SVCOD_DIV_4               0x00000000
 538 #define HRCWL_SVCOD_DIV_8               0x10000000
 539 #define HRCWL_SVCOD_DIV_2               0x20000000
 540 #define HRCWL_SVCOD_DIV_1               0x30000000
 541 #endif
 542
 543 /* HRCWH - Hardware Reset Configuration Word High
 544  */
 545 #define HRCWH_PCI_HOST                  0x80000000
 546 #define HRCWH_PCI_HOST_SHIFT            31
 547 #define HRCWH_PCI_AGENT                 0x00000000
 548
 549 #if defined(CONFIG_MPC834x)
 550 #define HRCWH_32_BIT_PCI                0x00000000
 551 #define HRCWH_64_BIT_PCI                0x40000000
 552 #endif
 553
 554 #define HRCWH_PCI1_ARBITER_DISABLE      0x00000000
 555 #define HRCWH_PCI1_ARBITER_ENABLE       0x20000000
 556
 557 #define HRCWH_PCI_ARBITER_DISABLE       0x00000000
 558 #define HRCWH_PCI_ARBITER_ENABLE        0x20000000
 559
 560 #if defined(CONFIG_MPC834x)
 561 #define HRCWH_PCI2_ARBITER_DISABLE      0x00000000
 562 #define HRCWH_PCI2_ARBITER_ENABLE       0x10000000
 563
 564 #elif defined(CONFIG_MPC8360)
 565 #define HRCWH_PCICKDRV_DISABLE          0x00000000
 566 #define HRCWH_PCICKDRV_ENABLE           0x10000000
 567 #endif
 568
 569 #define HRCWH_CORE_DISABLE              0x08000000
 570 #define HRCWH_CORE_ENABLE               0x00000000
 571
 572 #define HRCWH_FROM_0X00000100           0x00000000
 573 #define HRCWH_FROM_0XFFF00100           0x04000000
 574
 575 #define HRCWH_BOOTSEQ_DISABLE           0x00000000
 576 #define HRCWH_BOOTSEQ_NORMAL            0x01000000
 577 #define HRCWH_BOOTSEQ_EXTENDED          0x02000000
 578
 579 #define HRCWH_SW_WATCHDOG_DISABLE       0x00000000
 580 #define HRCWH_SW_WATCHDOG_ENABLE        0x00800000
 581
 582 #define HRCWH_ROM_LOC_DDR_SDRAM         0x00000000
 583 #define HRCWH_ROM_LOC_PCI1              0x00100000
 584 #if defined(CONFIG_MPC834x)
 585 #define HRCWH_ROM_LOC_PCI2              0x00200000
 586 #endif
 587 #if defined(CONFIG_MPC837x)
 588 #define HRCWH_ROM_LOC_ON_CHIP_ROM       0x00300000
 589 #endif
 590 #define HRCWH_ROM_LOC_LOCAL_8BIT        0x00500000
 591 #define HRCWH_ROM_LOC_LOCAL_16BIT       0x00600000
 592 #define HRCWH_ROM_LOC_LOCAL_32BIT       0x00700000
 593
 594 #if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
 595         defined(CONFIG_MPC837x)
 596 #define HRCWH_ROM_LOC_NAND_SP_8BIT      0x00100000
 597 #define HRCWH_ROM_LOC_NAND_SP_16BIT     0x00200000
 598 #define HRCWH_ROM_LOC_NAND_LP_8BIT      0x00500000
 599 #define HRCWH_ROM_LOC_NAND_LP_16BIT     0x00600000
 600
 601 #define HRCWH_RL_EXT_LEGACY             0x00000000
 602 #define HRCWH_RL_EXT_NAND               0x00040000
 603
 604 #define HRCWH_TSEC1M_MASK               0x0000E000
 605 #define HRCWH_TSEC1M_IN_MII             0x00000000
 606 #define HRCWH_TSEC1M_IN_RMII            0x00002000
 607 #define HRCWH_TSEC1M_IN_RGMII           0x00006000
 608 #define HRCWH_TSEC1M_IN_RTBI            0x0000A000
 609 #define HRCWH_TSEC1M_IN_SGMII           0x0000C000
 610
 611 #define HRCWH_TSEC2M_MASK               0x00001C00
 612 #define HRCWH_TSEC2M_IN_MII             0x00000000
 613 #define HRCWH_TSEC2M_IN_RMII            0x00000400
 614 #define HRCWH_TSEC2M_IN_RGMII           0x00000C00
 615 #define HRCWH_TSEC2M_IN_RTBI            0x00001400
 616 #define HRCWH_TSEC2M_IN_SGMII           0x00001800
 617 #endif
 618
 619 #if defined(CONFIG_MPC834x)
 620 #define HRCWH_TSEC1M_IN_RGMII           0x00000000
 621 #define HRCWH_TSEC1M_IN_RTBI            0x00004000
 622 #define HRCWH_TSEC1M_IN_GMII            0x00008000
 623 #define HRCWH_TSEC1M_IN_TBI             0x0000C000
 624 #define HRCWH_TSEC2M_IN_RGMII           0x00000000
 625 #define HRCWH_TSEC2M_IN_RTBI            0x00001000
 626 #define HRCWH_TSEC2M_IN_GMII            0x00002000
 627 #define HRCWH_TSEC2M_IN_TBI             0x00003000
 628 #endif
 629
 630 #if defined(CONFIG_MPC8360)
 631 #define HRCWH_SECONDARY_DDR_DISABLE     0x00000000
 632 #define HRCWH_SECONDARY_DDR_ENABLE      0x00000010
 633 #endif
 634
 635 #define HRCWH_BIG_ENDIAN                0x00000000
 636 #define HRCWH_LITTLE_ENDIAN             0x00000008
 637
 638 #define HRCWH_LALE_NORMAL               0x00000000
 639 #define HRCWH_LALE_EARLY                0x00000004
 640
 641 #define HRCWH_LDP_SET                   0x00000000
 642 #define HRCWH_LDP_CLEAR                 0x00000002
 643
 644 /* RSR - Reset Status Register
 645  */
 646 #if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
 647         defined(CONFIG_MPC837x)
 648 #define RSR_RSTSRC                      0xF0000000      /* Reset source */
 649 #define RSR_RSTSRC_SHIFT                28
 650 #else
 651 #define RSR_RSTSRC                      0xE0000000      /* Reset source */
 652 #define RSR_RSTSRC_SHIFT                29
 653 #endif
 654 #define RSR_BSF                         0x00010000      /* Boot seq. fail */
 655 #define RSR_BSF_SHIFT                   16
 656 #define RSR_SWSR                        0x00002000      /* software soft reset */
 657 #define RSR_SWSR_SHIFT                  13
 658 #define RSR_SWHR                        0x00001000      /* software hard reset */
 659 #define RSR_SWHR_SHIFT                  12
 660 #define RSR_JHRS                        0x00000200      /* jtag hreset */
 661 #define RSR_JHRS_SHIFT                  9
 662 #define RSR_JSRS                        0x00000100      /* jtag sreset status */
 663 #define RSR_JSRS_SHIFT                  8
 664 #define RSR_CSHR                        0x00000010      /* checkstop reset status */
 665 #define RSR_CSHR_SHIFT                  4
 666 #define RSR_SWRS                        0x00000008      /* software watchdog reset status */
 667 #define RSR_SWRS_SHIFT                  3
 668 #define RSR_BMRS                        0x00000004      /* bus monitop reset status */
 669 #define RSR_BMRS_SHIFT                  2
 670 #define RSR_SRS                         0x00000002      /* soft reset status */
 671 #define RSR_SRS_SHIFT                   1
 672 #define RSR_HRS                         0x00000001      /* hard reset status */
 673 #define RSR_HRS_SHIFT                   0
 674 #define RSR_RES                         ~(RSR_RSTSRC | RSR_BSF | RSR_SWSR | RSR_SWHR |\
 675                                          RSR_JHRS | RSR_JSRS | RSR_CSHR | RSR_SWRS |\
 676                                          RSR_BMRS | RSR_SRS | RSR_HRS)
 677 /* RMR - Reset Mode Register
 678  */
 679 #define RMR_CSRE                        0x00000001      /* checkstop reset enable */
 680 #define RMR_CSRE_SHIFT                  0
 681 #define RMR_RES                         ~(RMR_CSRE)
 682
 683 /* RCR - Reset Control Register
 684  */
 685 #define RCR_SWHR                        0x00000002      /* software hard reset */
 686 #define RCR_SWSR                        0x00000001      /* software soft reset */
 687 #define RCR_RES                         ~(RCR_SWHR | RCR_SWSR)
 688
 689 /* RCER - Reset Control Enable Register
 690  */
 691 #define RCER_CRE                        0x00000001      /* software hard reset */
 692 #define RCER_RES                        ~(RCER_CRE)
 693
 694 /* SPMR - System PLL Mode Register
 695  */
 696 #define SPMR_LBIUCM                     0x80000000
 697 #define SPMR_DDRCM                      0x40000000
 698 #define SPMR_SPMF                       0x0F000000
 699 #define SPMR_CKID                       0x00800000
 700 #define SPMR_CKID_SHIFT                 23
 701 #define SPMR_COREPLL                    0x007F0000
 702 #define SPMR_CEVCOD                     0x000000C0
 703 #define SPMR_CEPDF                      0x00000020
 704 #define SPMR_CEPMF                      0x0000001F
 705
 706 /* OCCR - Output Clock Control Register
 707  */
 708 #define OCCR_PCICOE0                    0x80000000
 709 #define OCCR_PCICOE1                    0x40000000
 710 #define OCCR_PCICOE2                    0x20000000
 711 #define OCCR_PCICOE3                    0x10000000
 712 #define OCCR_PCICOE4                    0x08000000
 713 #define OCCR_PCICOE5                    0x04000000
 714 #define OCCR_PCICOE6                    0x02000000
 715 #define OCCR_PCICOE7                    0x01000000
 716 #define OCCR_PCICD0                     0x00800000
 717 #define OCCR_PCICD1                     0x00400000
 718 #define OCCR_PCICD2                     0x00200000
 719 #define OCCR_PCICD3                     0x00100000
 720 #define OCCR_PCICD4                     0x00080000
 721 #define OCCR_PCICD5                     0x00040000
 722 #define OCCR_PCICD6                     0x00020000
 723 #define OCCR_PCICD7                     0x00010000
 724 #define OCCR_PCI1CR                     0x00000002
 725 #define OCCR_PCI2CR                     0x00000001
 726 #define OCCR_PCICR                      OCCR_PCI1CR
 727
 728 /* SCCR - System Clock Control Register
 729  */
 730 #define SCCR_ENCCM                      0x03000000
 731 #define SCCR_ENCCM_SHIFT                24
 732 #define SCCR_ENCCM_0                    0x00000000
 733 #define SCCR_ENCCM_1                    0x01000000
 734 #define SCCR_ENCCM_2                    0x02000000
 735 #define SCCR_ENCCM_3                    0x03000000
 736
 737 #define SCCR_PCICM                      0x00010000
 738 #define SCCR_PCICM_SHIFT                16
 739
 740 #if defined(CONFIG_MPC834x)
 741 /* SCCR bits - MPC834x specific */
 742 #define SCCR_TSEC1CM                    0xc0000000
 743 #define SCCR_TSEC1CM_SHIFT              30
 744 #define SCCR_TSEC1CM_0                  0x00000000
 745 #define SCCR_TSEC1CM_1                  0x40000000
 746 #define SCCR_TSEC1CM_2                  0x80000000
 747 #define SCCR_TSEC1CM_3                  0xC0000000
 748
 749 #define SCCR_TSEC2CM                    0x30000000
 750 #define SCCR_TSEC2CM_SHIFT              28
 751 #define SCCR_TSEC2CM_0                  0x00000000
 752 #define SCCR_TSEC2CM_1                  0x10000000
 753 #define SCCR_TSEC2CM_2                  0x20000000
 754 #define SCCR_TSEC2CM_3                  0x30000000
 755
 756 /* The MPH must have the same clock ratio as DR, unless its clock disabled */
 757 #define SCCR_USBMPHCM                   0x00c00000
 758 #define SCCR_USBMPHCM_SHIFT             22
 759 #define SCCR_USBDRCM                    0x00300000
 760 #define SCCR_USBDRCM_SHIFT              20
 761 #define SCCR_USBCM                      0x00f00000
 762 #define SCCR_USBCM_SHIFT                20
 763 #define SCCR_USBCM_0                    0x00000000
 764 #define SCCR_USBCM_1                    0x00500000
 765 #define SCCR_USBCM_2                    0x00A00000
 766 #define SCCR_USBCM_3                    0x00F00000
 767
 768 #elif defined(CONFIG_MPC8313)
 769 /* TSEC1 bits are for TSEC2 as well */
 770 #define SCCR_TSEC1CM                    0xc0000000
 771 #define SCCR_TSEC1CM_SHIFT              30
 772 #define SCCR_TSEC1CM_0                  0x00000000
 773 #define SCCR_TSEC1CM_1                  0x40000000
 774 #define SCCR_TSEC1CM_2                  0x80000000
 775 #define SCCR_TSEC1CM_3                  0xC0000000
 776
 777 #define SCCR_TSEC1ON                    0x20000000
 778 #define SCCR_TSEC1ON_SHIFT              29
 779 #define SCCR_TSEC2ON                    0x10000000
 780 #define SCCR_TSEC2ON_SHIFT              28
 781
 782 #define SCCR_USBDRCM                    0x00300000
 783 #define SCCR_USBDRCM_SHIFT              20
 784 #define SCCR_USBDRCM_0                  0x00000000
 785 #define SCCR_USBDRCM_1                  0x00100000
 786 #define SCCR_USBDRCM_2                  0x00200000
 787 #define SCCR_USBDRCM_3                  0x00300000
 788
 789 #elif defined(CONFIG_MPC8308) || defined(CONFIG_MPC8315)
 790 /* SCCR bits - MPC8315/MPC8308 specific */
 791 #define SCCR_TSEC1CM                    0xc0000000
 792 #define SCCR_TSEC1CM_SHIFT              30
 793 #define SCCR_TSEC1CM_0                  0x00000000
 794 #define SCCR_TSEC1CM_1                  0x40000000
 795 #define SCCR_TSEC1CM_2                  0x80000000
 796 #define SCCR_TSEC1CM_3                  0xC0000000
 797
 798 #define SCCR_TSEC2CM                    0x30000000
 799 #define SCCR_TSEC2CM_SHIFT              28
 800 #define SCCR_TSEC2CM_0                  0x00000000
 801 #define SCCR_TSEC2CM_1                  0x10000000
 802 #define SCCR_TSEC2CM_2                  0x20000000
 803 #define SCCR_TSEC2CM_3                  0x30000000
 804
 805 #define SCCR_SDHCCM                     0x0c000000
 806 #define SCCR_SDHCCM_SHIFT               26
 807 #define SCCR_SDHCCM_0                   0x00000000
 808 #define SCCR_SDHCCM_1                   0x04000000
 809 #define SCCR_SDHCCM_2                   0x08000000
 810 #define SCCR_SDHCCM_3                   0x0c000000
 811
 812 #define SCCR_USBDRCM                    0x00c00000
 813 #define SCCR_USBDRCM_SHIFT              22
 814 #define SCCR_USBDRCM_0                  0x00000000
 815 #define SCCR_USBDRCM_1                  0x00400000
 816 #define SCCR_USBDRCM_2                  0x00800000
 817 #define SCCR_USBDRCM_3                  0x00c00000
 818
 819 #define SCCR_SATA1CM                    0x00003000
 820 #define SCCR_SATA1CM_SHIFT              12
 821 #define SCCR_SATACM                     0x00003c00
 822 #define SCCR_SATACM_SHIFT               10
 823 #define SCCR_SATACM_0                   0x00000000
 824 #define SCCR_SATACM_1                   0x00001400
 825 #define SCCR_SATACM_2                   0x00002800
 826 #define SCCR_SATACM_3                   0x00003c00
 827
 828 #define SCCR_TDMCM                      0x00000030
 829 #define SCCR_TDMCM_SHIFT                4
 830 #define SCCR_TDMCM_0                    0x00000000
 831 #define SCCR_TDMCM_1                    0x00000010
 832 #define SCCR_TDMCM_2                    0x00000020
 833 #define SCCR_TDMCM_3                    0x00000030
 834
 835 #elif defined(CONFIG_MPC837x)
 836 /* SCCR bits - MPC837x specific */
 837 #define SCCR_TSEC1CM                    0xc0000000
 838 #define SCCR_TSEC1CM_SHIFT              30
 839 #define SCCR_TSEC1CM_0                  0x00000000
 840 #define SCCR_TSEC1CM_1                  0x40000000
 841 #define SCCR_TSEC1CM_2                  0x80000000
 842 #define SCCR_TSEC1CM_3                  0xC0000000
 843
 844 #define SCCR_TSEC2CM                    0x30000000
 845 #define SCCR_TSEC2CM_SHIFT              28
 846 #define SCCR_TSEC2CM_0                  0x00000000
 847 #define SCCR_TSEC2CM_1                  0x10000000
 848 #define SCCR_TSEC2CM_2                  0x20000000
 849 #define SCCR_TSEC2CM_3                  0x30000000
 850
 851 #define SCCR_SDHCCM                     0x0c000000
 852 #define SCCR_SDHCCM_SHIFT               26
 853 #define SCCR_SDHCCM_0                   0x00000000
 854 #define SCCR_SDHCCM_1                   0x04000000
 855 #define SCCR_SDHCCM_2                   0x08000000
 856 #define SCCR_SDHCCM_3                   0x0c000000
 857
 858 #define SCCR_USBDRCM                    0x00c00000
 859 #define SCCR_USBDRCM_SHIFT              22
 860 #define SCCR_USBDRCM_0                  0x00000000
 861 #define SCCR_USBDRCM_1                  0x00400000
 862 #define SCCR_USBDRCM_2                  0x00800000
 863 #define SCCR_USBDRCM_3                  0x00c00000
 864
 865 /* All of the four SATA controllers must have the same clock ratio */
 866 #define SCCR_SATA1CM                    0x000000c0
 867 #define SCCR_SATA1CM_SHIFT              6
 868 #define SCCR_SATACM                     0x000000ff
 869 #define SCCR_SATACM_SHIFT               0
 870 #define SCCR_SATACM_0                   0x00000000
 871 #define SCCR_SATACM_1                   0x00000055
 872 #define SCCR_SATACM_2                   0x000000aa
 873 #define SCCR_SATACM_3                   0x000000ff
 874 #endif
 875
 876 #define SCCR_PCIEXP1CM                  0x00300000
 877 #define SCCR_PCIEXP1CM_SHIFT            20
 878 #define SCCR_PCIEXP1CM_0                0x00000000
 879 #define SCCR_PCIEXP1CM_1                0x00100000
 880 #define SCCR_PCIEXP1CM_2                0x00200000
 881 #define SCCR_PCIEXP1CM_3                0x00300000
 882
 883 #define SCCR_PCIEXP2CM                  0x000c0000
 884 #define SCCR_PCIEXP2CM_SHIFT            18
 885 #define SCCR_PCIEXP2CM_0                0x00000000
 886 #define SCCR_PCIEXP2CM_1                0x00040000
 887 #define SCCR_PCIEXP2CM_2                0x00080000
 888 #define SCCR_PCIEXP2CM_3                0x000c0000
 889
 890 /* CSn_BDNS - Chip Select memory Bounds Register
 891  */
 892 #define CSBNDS_SA                       0x00FF0000
 893 #define CSBNDS_SA_SHIFT                 8
 894 #define CSBNDS_EA                       0x000000FF
 895 #define CSBNDS_EA_SHIFT                 24
 896
 897 /* CSn_CONFIG - Chip Select Configuration Register
 898  */
 899 #define CSCONFIG_EN                     0x80000000
 900 #define CSCONFIG_AP                     0x00800000
 901 #define CSCONFIG_ODT_WR_ACS             0x00010000
 902 #if defined(CONFIG_MPC832x)
 903 #define CSCONFIG_ODT_WR_CFG             0x00040000
 904 #endif
 905 #define CSCONFIG_BANK_BIT_3             0x00004000
 906 #define CSCONFIG_ROW_BIT                0x00000700
 907 #define CSCONFIG_ROW_BIT_12             0x00000000
 908 #define CSCONFIG_ROW_BIT_13             0x00000100
 909 #define CSCONFIG_ROW_BIT_14             0x00000200
 910 #define CSCONFIG_COL_BIT                0x00000007
 911 #define CSCONFIG_COL_BIT_8              0x00000000
 912 #define CSCONFIG_COL_BIT_9              0x00000001
 913 #define CSCONFIG_COL_BIT_10             0x00000002
 914 #define CSCONFIG_COL_BIT_11             0x00000003
 915
 916 /* TIMING_CFG_0 - DDR SDRAM Timing Configuration 0
 917  */
 918 #define TIMING_CFG0_RWT                 0xC0000000
 919 #define TIMING_CFG0_RWT_SHIFT           30
 920 #define TIMING_CFG0_WRT                 0x30000000
 921 #define TIMING_CFG0_WRT_SHIFT           28
 922 #define TIMING_CFG0_RRT                 0x0C000000
 923 #define TIMING_CFG0_RRT_SHIFT           26
 924 #define TIMING_CFG0_WWT                 0x03000000
 925 #define TIMING_CFG0_WWT_SHIFT           24
 926 #define TIMING_CFG0_ACT_PD_EXIT         0x00700000
 927 #define TIMING_CFG0_ACT_PD_EXIT_SHIFT   20
 928 #define TIMING_CFG0_PRE_PD_EXIT         0x00070000
 929 #define TIMING_CFG0_PRE_PD_EXIT_SHIFT   16
 930 #define TIMING_CFG0_ODT_PD_EXIT         0x00000F00
 931 #define TIMING_CFG0_ODT_PD_EXIT_SHIFT   8
 932 #define TIMING_CFG0_MRS_CYC             0x0000000F
 933 #define TIMING_CFG0_MRS_CYC_SHIFT       0
 934
 935 /* TIMING_CFG_1 - DDR SDRAM Timing Configuration 1
 936  */
 937 #define TIMING_CFG1_PRETOACT            0x70000000
 938 #define TIMING_CFG1_PRETOACT_SHIFT      28
 939 #define TIMING_CFG1_ACTTOPRE            0x0F000000
 940 #define TIMING_CFG1_ACTTOPRE_SHIFT      24
 941 #define TIMING_CFG1_ACTTORW             0x00700000
 942 #define TIMING_CFG1_ACTTORW_SHIFT       20
 943 #define TIMING_CFG1_CASLAT              0x00070000
 944 #define TIMING_CFG1_CASLAT_SHIFT        16
 945 #define TIMING_CFG1_REFREC              0x0000F000
 946 #define TIMING_CFG1_REFREC_SHIFT        12
 947 #define TIMING_CFG1_WRREC               0x00000700
 948 #define TIMING_CFG1_WRREC_SHIFT         8
 949 #define TIMING_CFG1_ACTTOACT            0x00000070
 950 #define TIMING_CFG1_ACTTOACT_SHIFT      4
 951 #define TIMING_CFG1_WRTORD              0x00000007
 952 #define TIMING_CFG1_WRTORD_SHIFT        0
 953 #define TIMING_CFG1_CASLAT_20           0x00030000      /* CAS latency = 2.0 */
 954 #define TIMING_CFG1_CASLAT_25           0x00040000      /* CAS latency = 2.5 */
 955 #define TIMING_CFG1_CASLAT_30           0x00050000      /* CAS latency = 3.0 */
 956 #define TIMING_CFG1_CASLAT_35           0x00060000      /* CAS latency = 3.5 */
 957 #define TIMING_CFG1_CASLAT_40           0x00070000      /* CAS latency = 4.0 */
 958 #define TIMING_CFG1_CASLAT_45           0x00080000      /* CAS latency = 4.5 */
 959 #define TIMING_CFG1_CASLAT_50           0x00090000      /* CAS latency = 5.0 */
 960
 961 /* TIMING_CFG_2 - DDR SDRAM Timing Configuration 2
 962  */
 963 #define TIMING_CFG2_CPO                 0x0F800000
 964 #define TIMING_CFG2_CPO_SHIFT           23
 965 #define TIMING_CFG2_ACSM                0x00080000
 966 #define TIMING_CFG2_WR_DATA_DELAY       0x00001C00
 967 #define TIMING_CFG2_WR_DATA_DELAY_SHIFT 10
 968 #define TIMING_CFG2_CPO_DEF             0x00000000      /* default (= CASLAT + 1) */
 969
 970 #define TIMING_CFG2_ADD_LAT             0x70000000
 971 #define TIMING_CFG2_ADD_LAT_SHIFT       28
 972 #define TIMING_CFG2_WR_LAT_DELAY        0x00380000
 973 #define TIMING_CFG2_WR_LAT_DELAY_SHIFT  19
 974 #define TIMING_CFG2_RD_TO_PRE           0x0000E000
 975 #define TIMING_CFG2_RD_TO_PRE_SHIFT     13
 976 #define TIMING_CFG2_CKE_PLS             0x000001C0
 977 #define TIMING_CFG2_CKE_PLS_SHIFT       6
 978 #define TIMING_CFG2_FOUR_ACT            0x0000003F
 979 #define TIMING_CFG2_FOUR_ACT_SHIFT      0
 980
 981 /* DDR_SDRAM_CFG - DDR SDRAM Control Configuration
 982  */
 983 #define SDRAM_CFG_MEM_EN                0x80000000
 984 #define SDRAM_CFG_SREN                  0x40000000
 985 #define SDRAM_CFG_ECC_EN                0x20000000
 986 #define SDRAM_CFG_RD_EN                 0x10000000
 987 #define SDRAM_CFG_SDRAM_TYPE_DDR1       0x02000000
 988 #define SDRAM_CFG_SDRAM_TYPE_DDR2       0x03000000
 989 #define SDRAM_CFG_SDRAM_TYPE_MASK       0x07000000
 990 #define SDRAM_CFG_SDRAM_TYPE_SHIFT      24
 991 #define SDRAM_CFG_DYN_PWR               0x00200000
 992 #define SDRAM_CFG_32_BE                 0x00080000
 993 #define SDRAM_CFG_8_BE                  0x00040000
 994 #define SDRAM_CFG_NCAP                  0x00020000
 995 #define SDRAM_CFG_2T_EN                 0x00008000
 996 #define SDRAM_CFG_BI                    0x00000001
 997
 998 /* DDR_SDRAM_MODE - DDR SDRAM Mode Register
 999  */
1000 #define SDRAM_MODE_ESD                  0xFFFF0000
1001 #define SDRAM_MODE_ESD_SHIFT            16
1002 #define SDRAM_MODE_SD                   0x0000FFFF
1003 #define SDRAM_MODE_SD_SHIFT             0
1004 #define DDR_MODE_EXT_MODEREG            0x4000          /* select extended mode reg */
1005 #define DDR_MODE_EXT_OPMODE             0x3FF8          /* operating mode, mask */
1006 #define DDR_MODE_EXT_OP_NORMAL          0x0000          /* normal operation */
1007 #define DDR_MODE_QFC                    0x0004          /* QFC / compatibility, mask */
1008 #define DDR_MODE_QFC_COMP               0x0000          /* compatible to older SDRAMs */
1009 #define DDR_MODE_WEAK                   0x0002          /* weak drivers */
1010 #define DDR_MODE_DLL_DIS                0x0001          /* disable DLL */
1011 #define DDR_MODE_CASLAT                 0x0070          /* CAS latency, mask */
1012 #define DDR_MODE_CASLAT_15              0x0010          /* CAS latency 1.5 */
1013 #define DDR_MODE_CASLAT_20              0x0020          /* CAS latency 2 */
1014 #define DDR_MODE_CASLAT_25              0x0060          /* CAS latency 2.5 */
1015 #define DDR_MODE_CASLAT_30              0x0030          /* CAS latency 3 */
1016 #define DDR_MODE_BTYPE_SEQ              0x0000          /* sequential burst */
1017 #define DDR_MODE_BTYPE_ILVD             0x0008          /* interleaved burst */
1018 #define DDR_MODE_BLEN_2                 0x0001          /* burst length 2 */
1019 #define DDR_MODE_BLEN_4                 0x0002          /* burst length 4 */
1020 #define DDR_REFINT_166MHZ_7US           1302            /* exact value for 7.8125us */
1021 #define DDR_BSTOPRE                     256             /* use 256 cycles as a starting point */
1022 #define DDR_MODE_MODEREG                0x0000          /* select mode register */
1023
1024 /* DDR_SDRAM_INTERVAL - DDR SDRAM Interval Register
1025  */
1026 #define SDRAM_INTERVAL_REFINT           0x3FFF0000
1027 #define SDRAM_INTERVAL_REFINT_SHIFT     16
1028 #define SDRAM_INTERVAL_BSTOPRE          0x00003FFF
1029 #define SDRAM_INTERVAL_BSTOPRE_SHIFT    0
1030
1031 /* DDR_SDRAM_CLK_CNTL - DDR SDRAM Clock Control Register
1032  */
1033 #define DDR_SDRAM_CLK_CNTL_SS_EN                0x80000000
1034 #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_025       0x01000000
1035 #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05        0x02000000
1036 #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_075       0x03000000
1037 #define DDR_SDRAM_CLK_CNTL_CLK_ADJUST_1         0x04000000
1038
1039 /* ECC_ERR_INJECT - Memory data path error injection mask ECC
1040  */
1041 #define ECC_ERR_INJECT_EMB              (0x80000000>>22)        /* ECC Mirror Byte */
1042 #define ECC_ERR_INJECT_EIEN             (0x80000000>>23)        /* Error Injection Enable */
1043 #define ECC_ERR_INJECT_EEIM             (0xff000000>>24)        /* ECC Erroe Injection Enable */
1044 #define ECC_ERR_INJECT_EEIM_SHIFT       0
1045
1046 /* CAPTURE_ECC - Memory data path read capture ECC
1047  */
1048 #define CAPTURE_ECC_ECE                 (0xff000000>>24)
1049 #define CAPTURE_ECC_ECE_SHIFT           0
1050
1051 /* ERR_DETECT - Memory error detect
1052  */
1053 #define ECC_ERROR_DETECT_MME            (0x80000000>>0)         /* Multiple Memory Errors */
1054 #define ECC_ERROR_DETECT_MBE            (0x80000000>>28)        /* Multiple-Bit Error */
1055 #define ECC_ERROR_DETECT_SBE            (0x80000000>>29)        /* Single-Bit ECC Error Pickup */
1056 #define ECC_ERROR_DETECT_MSE            (0x80000000>>31)        /* Memory Select Error */
1057
1058 /* ERR_DISABLE - Memory error disable
1059  */
1060 #define ECC_ERROR_DISABLE_MBED          (0x80000000>>28)        /* Multiple-Bit ECC Error Disable */
1061 #define ECC_ERROR_DISABLE_SBED          (0x80000000>>29)        /* Sinle-Bit ECC Error disable */
1062 #define ECC_ERROR_DISABLE_MSED          (0x80000000>>31)        /* Memory Select Error Disable */
1063 #define ECC_ERROR_ENABLE                ~(ECC_ERROR_DISABLE_MSED | ECC_ERROR_DISABLE_SBED |\
1064                                          ECC_ERROR_DISABLE_MBED)
1065 /* ERR_INT_EN - Memory error interrupt enable
1066  */
1067 #define ECC_ERR_INT_EN_MBEE             (0x80000000>>28)        /* Multiple-Bit ECC Error Interrupt Enable */
1068 #define ECC_ERR_INT_EN_SBEE             (0x80000000>>29)        /* Single-Bit ECC Error Interrupt Enable */
1069 #define ECC_ERR_INT_EN_MSEE             (0x80000000>>31)        /* Memory Select Error Interrupt Enable */
1070 #define ECC_ERR_INT_DISABLE             ~(ECC_ERR_INT_EN_MBEE | ECC_ERR_INT_EN_SBEE |\
1071                                          ECC_ERR_INT_EN_MSEE)
1072 /* CAPTURE_ATTRIBUTES - Memory error attributes capture
1073  */
1074 #define ECC_CAPT_ATTR_BNUM              (0xe0000000>>1)         /* Data Beat Num */
1075 #define ECC_CAPT_ATTR_BNUM_SHIFT        28
1076 #define ECC_CAPT_ATTR_TSIZ              (0xc0000000>>6)         /* Transaction Size */
1077 #define ECC_CAPT_ATTR_TSIZ_FOUR_DW      0
1078 #define ECC_CAPT_ATTR_TSIZ_ONE_DW       1
1079 #define ECC_CAPT_ATTR_TSIZ_TWO_DW       2
1080 #define ECC_CAPT_ATTR_TSIZ_THREE_DW     3
1081 #define ECC_CAPT_ATTR_TSIZ_SHIFT        24
1082 #define ECC_CAPT_ATTR_TSRC              (0xf8000000>>11)        /* Transaction Source */
1083 #define ECC_CAPT_ATTR_TSRC_E300_CORE_DT 0x0
1084 #define ECC_CAPT_ATTR_TSRC_E300_CORE_IF 0x2
1085 #define ECC_CAPT_ATTR_TSRC_TSEC1        0x4
1086 #define ECC_CAPT_ATTR_TSRC_TSEC2        0x5
1087 #define ECC_CAPT_ATTR_TSRC_USB          (0x06|0x07)
1088 #define ECC_CAPT_ATTR_TSRC_ENCRYPT      0x8
1089 #define ECC_CAPT_ATTR_TSRC_I2C          0x9
1090 #define ECC_CAPT_ATTR_TSRC_JTAG         0xA
1091 #define ECC_CAPT_ATTR_TSRC_PCI1         0xD
1092 #define ECC_CAPT_ATTR_TSRC_PCI2         0xE
1093 #define ECC_CAPT_ATTR_TSRC_DMA          0xF
1094 #define ECC_CAPT_ATTR_TSRC_SHIFT        16
1095 #define ECC_CAPT_ATTR_TTYP              (0xe0000000>>18)        /* Transaction Type */
1096 #define ECC_CAPT_ATTR_TTYP_WRITE        0x1
1097 #define ECC_CAPT_ATTR_TTYP_READ         0x2
1098 #define ECC_CAPT_ATTR_TTYP_R_M_W        0x3
1099 #define ECC_CAPT_ATTR_TTYP_SHIFT        12
1100 #define ECC_CAPT_ATTR_VLD               (0x80000000>>31)        /* Valid */
1101
1102 /* ERR_SBE - Single bit ECC memory error management
1103  */
1104 #define ECC_ERROR_MAN_SBET              (0xff000000>>8)         /* Single-Bit Error Threshold 0..255 */
1105 #define ECC_ERROR_MAN_SBET_SHIFT        16
1106 #define ECC_ERROR_MAN_SBEC              (0xff000000>>24)        /* Single Bit Error Counter 0..255 */
1107 #define ECC_ERROR_MAN_SBEC_SHIFT        0
1108
1109 /* CONFIG_ADDRESS - PCI Config Address Register
1110  */
1111 #define PCI_CONFIG_ADDRESS_EN           0x80000000
1112 #define PCI_CONFIG_ADDRESS_BN_SHIFT     16
1113 #define PCI_CONFIG_ADDRESS_BN_MASK      0x00ff0000
1114 #define PCI_CONFIG_ADDRESS_DN_SHIFT     11
1115 #define PCI_CONFIG_ADDRESS_DN_MASK      0x0000f800
1116 #define PCI_CONFIG_ADDRESS_FN_SHIFT     8
1117 #define PCI_CONFIG_ADDRESS_FN_MASK      0x00000700
1118 #define PCI_CONFIG_ADDRESS_RN_SHIFT     0
1119 #define PCI_CONFIG_ADDRESS_RN_MASK      0x000000fc
1120
1121 /* POTAR - PCI Outbound Translation Address Register
1122  */
1123 #define POTAR_TA_MASK                   0x000fffff
1124
1125 /* POBAR - PCI Outbound Base Address Register
1126  */
1127 #define POBAR_BA_MASK                   0x000fffff
1128
1129 /* POCMR - PCI Outbound Comparision Mask Register
1130  */
1131 #define POCMR_EN                        0x80000000
1132 #define POCMR_IO                        0x40000000      /* 0-memory space 1-I/O space */
1133 #define POCMR_SE                        0x20000000      /* streaming enable */
1134 #define POCMR_DST                       0x10000000      /* 0-PCI1 1-PCI2 */
1135 #define POCMR_CM_MASK                   0x000fffff
1136 #define POCMR_CM_4G                     0x00000000
1137 #define POCMR_CM_2G                     0x00080000
1138 #define POCMR_CM_1G                     0x000C0000
1139 #define POCMR_CM_512M                   0x000E0000
1140 #define POCMR_CM_256M                   0x000F0000
1141 #define POCMR_CM_128M                   0x000F8000
1142 #define POCMR_CM_64M                    0x000FC000
1143 #define POCMR_CM_32M                    0x000FE000
1144 #define POCMR_CM_16M                    0x000FF000
1145 #define POCMR_CM_8M                     0x000FF800
1146 #define POCMR_CM_4M                     0x000FFC00
1147 #define POCMR_CM_2M                     0x000FFE00
1148 #define POCMR_CM_1M                     0x000FFF00
1149 #define POCMR_CM_512K                   0x000FFF80
1150 #define POCMR_CM_256K                   0x000FFFC0
1151 #define POCMR_CM_128K                   0x000FFFE0
1152 #define POCMR_CM_64K                    0x000FFFF0
1153 #define POCMR_CM_32K                    0x000FFFF8
1154 #define POCMR_CM_16K                    0x000FFFFC
1155 #define POCMR_CM_8K                     0x000FFFFE
1156 #define POCMR_CM_4K                     0x000FFFFF
1157
1158 /* PITAR - PCI Inbound Translation Address Register
1159  */
1160 #define PITAR_TA_MASK                   0x000fffff
1161
1162 /* PIBAR - PCI Inbound Base/Extended Address Register
1163  */
1164 #define PIBAR_MASK                      0xffffffff
1165 #define PIEBAR_EBA_MASK                 0x000fffff
1166
1167 /* PIWAR - PCI Inbound Windows Attributes Register
1168  */
1169 #define PIWAR_EN                        0x80000000
1170 #define PIWAR_PF                        0x20000000
1171 #define PIWAR_RTT_MASK                  0x000f0000
1172 #define PIWAR_RTT_NO_SNOOP              0x00040000
1173 #define PIWAR_RTT_SNOOP                 0x00050000
1174 #define PIWAR_WTT_MASK                  0x0000f000
1175 #define PIWAR_WTT_NO_SNOOP              0x00004000
1176 #define PIWAR_WTT_SNOOP                 0x00005000
1177 #define PIWAR_IWS_MASK                  0x0000003F
1178 #define PIWAR_IWS_4K                    0x0000000B
1179 #define PIWAR_IWS_8K                    0x0000000C
1180 #define PIWAR_IWS_16K                   0x0000000D
1181 #define PIWAR_IWS_32K                   0x0000000E
1182 #define PIWAR_IWS_64K                   0x0000000F
1183 #define PIWAR_IWS_128K                  0x00000010
1184 #define PIWAR_IWS_256K                  0x00000011
1185 #define PIWAR_IWS_512K                  0x00000012
1186 #define PIWAR_IWS_1M                    0x00000013
1187 #define PIWAR_IWS_2M                    0x00000014
1188 #define PIWAR_IWS_4M                    0x00000015
1189 #define PIWAR_IWS_8M                    0x00000016
1190 #define PIWAR_IWS_16M                   0x00000017
1191 #define PIWAR_IWS_32M                   0x00000018
1192 #define PIWAR_IWS_64M                   0x00000019
1193 #define PIWAR_IWS_128M                  0x0000001A
1194 #define PIWAR_IWS_256M                  0x0000001B
1195 #define PIWAR_IWS_512M                  0x0000001C
1196 #define PIWAR_IWS_1G                    0x0000001D
1197 #define PIWAR_IWS_2G                    0x0000001E
1198
1199 /* PMCCR1 - PCI Configuration Register 1
1200  */
1201 #define PMCCR1_POWER_OFF                0x00000020
1202
1203 /* DDRCDR - DDR Control Driver Register
1204  */
1205 #define DDRCDR_DHC_EN           0x80000000
1206 #define DDRCDR_EN               0x40000000
1207 #define DDRCDR_PZ               0x3C000000
1208 #define DDRCDR_PZ_MAXZ          0x00000000
1209 #define DDRCDR_PZ_HIZ           0x20000000
1210 #define DDRCDR_PZ_NOMZ          0x30000000
1211 #define DDRCDR_PZ_LOZ           0x38000000
1212 #define DDRCDR_PZ_MINZ          0x3C000000
1213 #define DDRCDR_NZ               0x3C000000
1214 #define DDRCDR_NZ_MAXZ          0x00000000
1215 #define DDRCDR_NZ_HIZ           0x02000000
1216 #define DDRCDR_NZ_NOMZ          0x03000000
1217 #define DDRCDR_NZ_LOZ           0x03800000
1218 #define DDRCDR_NZ_MINZ          0x03C00000
1219 #define DDRCDR_ODT              0x00080000
1220 #define DDRCDR_DDR_CFG          0x00040000
1221 #define DDRCDR_M_ODR            0x00000002
1222 #define DDRCDR_Q_DRN            0x00000001
1223
1224 /* PCIE Bridge Register
1225 */
1226 #define PEX_CSB_CTRL_OBPIOE     0x00000001
1227 #define PEX_CSB_CTRL_IBPIOE     0x00000002
1228 #define PEX_CSB_CTRL_WDMAE      0x00000004
1229 #define PEX_CSB_CTRL_RDMAE      0x00000008
1230
1231 #define PEX_CSB_OBCTRL_PIOE     0x00000001
1232 #define PEX_CSB_OBCTRL_MEMWE    0x00000002
1233 #define PEX_CSB_OBCTRL_IOWE     0x00000004
1234 #define PEX_CSB_OBCTRL_CFGWE    0x00000008
1235
1236 #define PEX_CSB_IBCTRL_PIOE     0x00000001
1237
1238 #define PEX_OWAR_EN             0x00000001
1239 #define PEX_OWAR_TYPE_CFG       0x00000000
1240 #define PEX_OWAR_TYPE_IO        0x00000002
1241 #define PEX_OWAR_TYPE_MEM       0x00000004
1242 #define PEX_OWAR_RLXO           0x00000008
1243 #define PEX_OWAR_NANP           0x00000010
1244 #define PEX_OWAR_SIZE           0xFFFFF000
1245
1246 #define PEX_IWAR_EN             0x00000001
1247 #define PEX_IWAR_TYPE_INT       0x00000000
1248 #define PEX_IWAR_TYPE_PF        0x00000004
1249 #define PEX_IWAR_TYPE_NO_PF     0x00000006
1250 #define PEX_IWAR_NSOV           0x00000008
1251 #define PEX_IWAR_NSNP           0x00000010
1252 #define PEX_IWAR_SIZE           0xFFFFF000
1253 #define PEX_IWAR_SIZE_1M        0x000FF000
1254 #define PEX_IWAR_SIZE_2M        0x001FF000
1255 #define PEX_IWAR_SIZE_4M        0x003FF000
1256 #define PEX_IWAR_SIZE_8M        0x007FF000
1257 #define PEX_IWAR_SIZE_16M       0x00FFF000
1258 #define PEX_IWAR_SIZE_32M       0x01FFF000
1259 #define PEX_IWAR_SIZE_64M       0x03FFF000
1260 #define PEX_IWAR_SIZE_128M      0x07FFF000
1261 #define PEX_IWAR_SIZE_256M      0x0FFFF000
1262
1263 #define PEX_GCLK_RATIO          0x440
1264
1265 #ifndef __ASSEMBLY__
1266 struct pci_region;
1267 void mpc83xx_pci_init(int num_buses, struct pci_region **reg);
1268 void mpc83xx_pcislave_unlock(int bus);
1269 void mpc83xx_pcie_init(int num_buses, struct pci_region **reg);
1270 #endif
1271
1272 #endif  /* __MPC83XX_H__ */