1 /***************************************************************************
2 * Copyright (C) 2006 by Magnus Lundin *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
19 ***************************************************************************/
21 /***************************************************************************
22 There are some things to notice
24 * AT91SAM7S64 is tested
25 * All AT91SAM7Sxx and AT91SAM7Xxx should work but is not tested
26 * All parameters are identified from onchip configuartion registers
28 * The flash controller handles erases automatically on a page (128/265 byte) basis
29 * Only an EraseAll command is supported by the controller
30 * Partial erases can be implemented in software by writing one 0xFFFFFFFF word to
31 * some location in every page in the region to be erased
33 * Lock regions (sectors) are 32 or 64 pages
35 ***************************************************************************/
40 #include "replacements.h"
42 #include "at91sam7_old.h"
47 #include "binarybuffer.h"
54 static int at91sam7_old_register_commands(struct command_context_s *cmd_ctx);
55 static int at91sam7_old_flash_bank_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct flash_bank_s *bank);
56 static int at91sam7_old_erase(struct flash_bank_s *bank, int first, int last);
57 static int at91sam7_old_protect(struct flash_bank_s *bank, int set, int first, int last);
58 static int at91sam7_old_write(struct flash_bank_s *bank, u8 *buffer, u32 offset, u32 count);
59 static int at91sam7_old_probe(struct flash_bank_s *bank);
60 //static int at91sam7_old_auto_probe(struct flash_bank_s *bank);
61 static int at91sam7_old_erase_check(struct flash_bank_s *bank);
62 static int at91sam7_old_protect_check(struct flash_bank_s *bank);
63 static int at91sam7_old_info(struct flash_bank_s *bank, char *buf, int buf_size);
65 static u32 at91sam7_old_get_flash_status(flash_bank_t *bank, u8 flashplane);
66 static void at91sam7_old_set_flash_mode(flash_bank_t *bank, u8 flashplane, int mode);
67 static u32 at91sam7_old_wait_status_busy(flash_bank_t *bank, u8 flashplane, u32 waitbits, int timeout);
68 static int at91sam7_old_flash_command(struct flash_bank_s *bank, u8 flashplane, u8 cmd, u16 pagen);
69 static int at91sam7_old_handle_gpnvm_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
71 flash_driver_t at91sam7_old_flash =
74 .register_commands = at91sam7_old_register_commands,
75 .flash_bank_command = at91sam7_old_flash_bank_command,
76 .erase = at91sam7_old_erase,
77 .protect = at91sam7_old_protect,
78 .write = at91sam7_old_write,
79 .probe = at91sam7_old_probe,
80 .auto_probe = at91sam7_old_probe,
81 .erase_check = at91sam7_old_erase_check,
82 .protect_check = at91sam7_old_protect_check,
83 .info = at91sam7_old_info
86 static u32 MC_FMR_old[4] = { 0xFFFFFF60, 0xFFFFFF70, 0xFFFFFF80, 0xFFFFFF90 };
87 static u32 MC_FCR_old[4] = { 0xFFFFFF64, 0xFFFFFF74, 0xFFFFFF84, 0xFFFFFF94 };
88 static u32 MC_FSR_old[4] = { 0xFFFFFF68, 0xFFFFFF78, 0xFFFFFF88, 0xFFFFFF98 };
90 static char * EPROC_old[8]= {"Unknown","ARM946-E","ARM7TDMI","Unknown","ARM920T","ARM926EJ-S","Unknown","Unknown"};
91 static long NVPSIZ_old[16] = {
104 0x100000, /* 1024K */
106 0x200000, /* 2048K */
111 static long SRAMSIZ_old[16] = {
131 static int at91sam7_old_register_commands(struct command_context_s *cmd_ctx)
133 command_t *at91sam7_old_cmd = register_command(cmd_ctx, NULL, "at91sam7", NULL, COMMAND_ANY, NULL);
134 register_command(cmd_ctx, at91sam7_old_cmd, "gpnvm", at91sam7_old_handle_gpnvm_command, COMMAND_EXEC,
135 "at91sam7 gpnvm <num> <bit> set|clear, set or clear at91sam7 gpnvm bit");
140 static u32 at91sam7_old_get_flash_status(flash_bank_t *bank, u8 flashplane)
142 target_t *target = bank->target;
145 target_read_u32(target, MC_FSR_old[flashplane], &fsr);
150 /* Read clock configuration and set at91sam7_old_info->usec_clocks*/
151 static void at91sam7_old_read_clock_info(flash_bank_t *bank)
153 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
154 target_t *target = bank->target;
155 u32 mckr, mcfr, pllr;
156 unsigned long tmp = 0, mainfreq;
159 /* Read main clock freqency register */
160 target_read_u32(target, CKGR_MCFR_old, &mcfr);
161 /* Read master clock register */
162 target_read_u32(target, PMC_MCKR_old, &mckr);
163 /* Read Clock Generator PLL Register */
164 target_read_u32(target, CKGR_PLLR_old, &pllr);
166 at91sam7_old_info->mck_valid = 0;
167 switch (mckr & PMC_MCKR_CSS_old)
169 case 0: /* Slow Clock */
170 at91sam7_old_info->mck_valid = 1;
171 mainfreq = RC_FREQ_old / 16ul * (mcfr & 0xffff);
174 case 1: /* Main Clock */
175 if (mcfr & CKGR_MCFR_MAINRDY_old)
177 at91sam7_old_info->mck_valid = 1;
178 mainfreq = RC_FREQ_old / 16ul * (mcfr & 0xffff);
183 case 2: /* Reserved */
185 case 3: /* PLL Clock */
186 if (mcfr & CKGR_MCFR_MAINRDY_old)
188 target_read_u32(target, CKGR_PLLR_old, &pllr);
189 if (!(pllr & CKGR_PLLR_DIV_old))
191 at91sam7_old_info->mck_valid = 1;
192 mainfreq = RC_FREQ_old / 16ul * (mcfr & 0xffff);
193 /* Integer arithmetic should have sufficient precision
194 as long as PLL is properly configured. */
195 tmp = mainfreq / (pllr & CKGR_PLLR_DIV_old) *
196 (((pllr & CKGR_PLLR_MUL_old) >> 16) + 1);
201 /* Prescaler adjust */
202 if (((mckr & PMC_MCKR_PRES_old) >> 2) == 7)
203 at91sam7_old_info->mck_valid = 0;
205 at91sam7_old_info->mck_freq = tmp >> ((mckr & PMC_MCKR_PRES_old) >> 2);
207 /* Forget old flash timing */
208 for (flashplane = 0; flashplane<at91sam7_old_info->num_planes; flashplane++)
210 at91sam7_old_set_flash_mode(bank, flashplane, FMR_TIMING_NONE_old);
214 /* Setup the timimg registers for nvbits or normal flash */
215 static void at91sam7_old_set_flash_mode(flash_bank_t *bank, u8 flashplane, int mode)
217 u32 fmr, fmcn = 0, fws = 0;
218 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
219 target_t *target = bank->target;
221 if (mode && (mode != at91sam7_old_info->flashmode[flashplane]))
223 /* Always round up (ceil) */
224 if (mode==FMR_TIMING_NVBITS_old)
226 if (at91sam7_old_info->cidr_arch == 0x60)
228 /* AT91SAM7A3 uses master clocks in 100 ns */
229 fmcn = (at91sam7_old_info->mck_freq/10000000ul)+1;
233 /* master clocks in 1uS for ARCH 0x7 types */
234 fmcn = (at91sam7_old_info->mck_freq/1000000ul)+1;
237 else if (mode==FMR_TIMING_FLASH_old)
238 /* main clocks in 1.5uS */
239 fmcn = (at91sam7_old_info->mck_freq/666666ul)+1;
241 /* Only allow fmcn=0 if clock period is > 30 us = 33kHz. */
242 if (at91sam7_old_info->mck_freq <= 33333ul)
244 /* Only allow fws=0 if clock frequency is < 30 MHz. */
245 if (at91sam7_old_info->mck_freq > 30000000ul)
248 LOG_DEBUG("fmcn[%i]: %i", flashplane, fmcn);
249 fmr = fmcn << 16 | fws << 8;
250 target_write_u32(target, MC_FMR_old[flashplane], fmr);
253 at91sam7_old_info->flashmode[flashplane] = mode;
256 static u32 at91sam7_old_wait_status_busy(flash_bank_t *bank, u8 flashplane, u32 waitbits, int timeout)
260 while ((!((status = at91sam7_old_get_flash_status(bank,flashplane)) & waitbits)) && (timeout-- > 0))
262 LOG_DEBUG("status[%i]: 0x%x", flashplane, status);
266 LOG_DEBUG("status[%i]: 0x%x", flashplane, status);
270 LOG_ERROR("status register: 0x%x", status);
272 LOG_ERROR("Lock Error Bit Detected, Operation Abort");
274 LOG_ERROR("Invalid command and/or bad keyword, Operation Abort");
276 LOG_ERROR("Security Bit Set, Operation Abort");
283 /* Send one command to the AT91SAM flash controller */
284 static int at91sam7_old_flash_command(struct flash_bank_s *bank, u8 flashplane, u8 cmd, u16 pagen)
287 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
288 target_t *target = bank->target;
290 fcr = (0x5A<<24) | ((pagen&0x3FF)<<8) | cmd;
291 target_write_u32(target, MC_FCR_old[flashplane], fcr);
292 LOG_DEBUG("Flash command: 0x%x, flashplane: %i, pagenumber:%u", fcr, flashplane, pagen);
294 if ((at91sam7_old_info->cidr_arch == 0x60)&&((cmd==SLB_old)|(cmd==CLB_old)))
296 /* Lock bit manipulation on AT91SAM7A3 waits for FC_FSR bit 1, EOL */
297 if (at91sam7_old_wait_status_busy(bank, flashplane, MC_FSR_EOL_old, 10)&0x0C)
299 return ERROR_FLASH_OPERATION_FAILED;
304 if (at91sam7_old_wait_status_busy(bank, flashplane, MC_FSR_FRDY_old, 10)&0x0C)
306 return ERROR_FLASH_OPERATION_FAILED;
311 /* Read device id register, main clock frequency register and fill in driver info structure */
312 static int at91sam7_old_read_part_info(struct flash_bank_s *bank)
314 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
315 target_t *target = bank->target;
319 if (at91sam7_old_info->cidr != 0)
320 return ERROR_OK; /* already probed, multiple probes may cause memory leak, not allowed */
322 /* Read and parse chip identification register */
323 target_read_u32(target, DBGU_CIDR_old, &cidr);
327 LOG_WARNING("Cannot identify target as an AT91SAM");
328 return ERROR_FLASH_OPERATION_FAILED;
331 at91sam7_old_info->cidr = cidr;
332 at91sam7_old_info->cidr_ext = (cidr>>31)&0x0001;
333 at91sam7_old_info->cidr_nvptyp = (cidr>>28)&0x0007;
334 at91sam7_old_info->cidr_arch = (cidr>>20)&0x00FF;
335 at91sam7_old_info->cidr_sramsiz = (cidr>>16)&0x000F;
336 at91sam7_old_info->cidr_nvpsiz2 = (cidr>>12)&0x000F;
337 at91sam7_old_info->cidr_nvpsiz = (cidr>>8)&0x000F;
338 at91sam7_old_info->cidr_eproc = (cidr>>5)&0x0007;
339 at91sam7_old_info->cidr_version = cidr&0x001F;
340 bank->size = NVPSIZ_old[at91sam7_old_info->cidr_nvpsiz];
341 at91sam7_old_info->target_name = "Unknown";
343 /* Support just for bulk erase of a single flash plane, whole device if flash size <= 256k */
344 if (NVPSIZ_old[at91sam7_old_info->cidr_nvpsiz]<0x80000) /* Flash size less than 512K, one flash plane */
346 bank->num_sectors = 1;
347 bank->sectors = malloc(sizeof(flash_sector_t));
348 bank->sectors[0].offset = 0;
349 bank->sectors[0].size = bank->size;
350 bank->sectors[0].is_erased = -1;
351 bank->sectors[0].is_protected = -1;
353 else /* Flash size 512K or larger, several flash planes */
355 bank->num_sectors = NVPSIZ_old[at91sam7_old_info->cidr_nvpsiz]/0x40000;
356 bank->sectors = malloc(bank->num_sectors*sizeof(flash_sector_t));
357 for (sectornum=0; sectornum<bank->num_sectors; sectornum++)
359 bank->sectors[sectornum].offset = sectornum*0x40000;
360 bank->sectors[sectornum].size = 0x40000;
361 bank->sectors[sectornum].is_erased = -1;
362 bank->sectors[sectornum].is_protected = -1;
368 LOG_DEBUG("nvptyp: 0x%3.3x, arch: 0x%4.4x", at91sam7_old_info->cidr_nvptyp, at91sam7_old_info->cidr_arch );
370 /* Read main and master clock freqency register */
371 at91sam7_old_read_clock_info(bank);
373 at91sam7_old_info->num_planes = 1;
374 status = at91sam7_old_get_flash_status(bank, 0);
375 at91sam7_old_info->securitybit = (status>>4)&0x01;
376 at91sam7_old_protect_check(bank); /* TODO Check the protect check */
378 if (at91sam7_old_info->cidr_arch == 0x70 )
380 at91sam7_old_info->num_nvmbits = 2;
381 at91sam7_old_info->nvmbits = (status>>8)&0x03;
382 bank->base = 0x100000;
384 if (bank->size==0x80000) /* AT91SAM7S512 */
386 at91sam7_old_info->target_name = "AT91SAM7S512";
387 at91sam7_old_info->num_planes = 2;
388 if (at91sam7_old_info->num_planes != bank->num_sectors)
389 LOG_WARNING("Internal error: Number of flash planes and erase sectors does not match, please report");;
390 at91sam7_old_info->num_lockbits = 2*16;
391 at91sam7_old_info->pagesize = 256;
392 at91sam7_old_info->pages_in_lockregion = 64;
393 at91sam7_old_info->num_pages = 2*16*64;
395 if (bank->size==0x40000) /* AT91SAM7S256 */
397 at91sam7_old_info->target_name = "AT91SAM7S256";
398 at91sam7_old_info->num_lockbits = 16;
399 at91sam7_old_info->pagesize = 256;
400 at91sam7_old_info->pages_in_lockregion = 64;
401 at91sam7_old_info->num_pages = 16*64;
403 if (bank->size==0x20000) /* AT91SAM7S128 */
405 at91sam7_old_info->target_name = "AT91SAM7S128";
406 at91sam7_old_info->num_lockbits = 8;
407 at91sam7_old_info->pagesize = 256;
408 at91sam7_old_info->pages_in_lockregion = 64;
409 at91sam7_old_info->num_pages = 8*64;
411 if (bank->size==0x10000) /* AT91SAM7S64 */
413 at91sam7_old_info->target_name = "AT91SAM7S64";
414 at91sam7_old_info->num_lockbits = 16;
415 at91sam7_old_info->pagesize = 128;
416 at91sam7_old_info->pages_in_lockregion = 32;
417 at91sam7_old_info->num_pages = 16*32;
419 if (bank->size==0x08000) /* AT91SAM7S321/32 */
421 at91sam7_old_info->target_name = "AT91SAM7S321/32";
422 at91sam7_old_info->num_lockbits = 8;
423 at91sam7_old_info->pagesize = 128;
424 at91sam7_old_info->pages_in_lockregion = 32;
425 at91sam7_old_info->num_pages = 8*32;
431 if (at91sam7_old_info->cidr_arch == 0x71 )
433 at91sam7_old_info->num_nvmbits = 3;
434 at91sam7_old_info->nvmbits = (status>>8)&0x07;
435 bank->base = 0x100000;
437 if (bank->size==0x80000) /* AT91SAM7XC512 */
439 at91sam7_old_info->target_name = "AT91SAM7XC512";
440 at91sam7_old_info->num_planes = 2;
441 if (at91sam7_old_info->num_planes != bank->num_sectors)
442 LOG_WARNING("Internal error: Number of flash planes and erase sectors does not match, please report");;
443 at91sam7_old_info->num_lockbits = 2*16;
444 at91sam7_old_info->pagesize = 256;
445 at91sam7_old_info->pages_in_lockregion = 64;
446 at91sam7_old_info->num_pages = 2*16*64;
448 if (bank->size==0x40000) /* AT91SAM7XC256 */
450 at91sam7_old_info->target_name = "AT91SAM7XC256";
451 at91sam7_old_info->num_lockbits = 16;
452 at91sam7_old_info->pagesize = 256;
453 at91sam7_old_info->pages_in_lockregion = 64;
454 at91sam7_old_info->num_pages = 16*64;
456 if (bank->size==0x20000) /* AT91SAM7XC128 */
458 at91sam7_old_info->target_name = "AT91SAM7XC128";
459 at91sam7_old_info->num_lockbits = 8;
460 at91sam7_old_info->pagesize = 256;
461 at91sam7_old_info->pages_in_lockregion = 64;
462 at91sam7_old_info->num_pages = 8*64;
468 if (at91sam7_old_info->cidr_arch == 0x72 )
470 at91sam7_old_info->num_nvmbits = 3;
471 at91sam7_old_info->nvmbits = (status>>8)&0x07;
472 bank->base = 0x100000;
474 if (bank->size==0x80000) /* AT91SAM7SE512 */
476 at91sam7_old_info->target_name = "AT91SAM7SE512";
477 at91sam7_old_info->num_planes = 2;
478 if (at91sam7_old_info->num_planes != bank->num_sectors)
479 LOG_WARNING("Internal error: Number of flash planes and erase sectors does not match, please report");;
480 at91sam7_old_info->num_lockbits = 32;
481 at91sam7_old_info->pagesize = 256;
482 at91sam7_old_info->pages_in_lockregion = 64;
483 at91sam7_old_info->num_pages = 32*64;
485 if (bank->size==0x40000)
487 at91sam7_old_info->target_name = "AT91SAM7SE256";
488 at91sam7_old_info->num_lockbits = 16;
489 at91sam7_old_info->pagesize = 256;
490 at91sam7_old_info->pages_in_lockregion = 64;
491 at91sam7_old_info->num_pages = 16*64;
493 if (bank->size==0x08000)
495 at91sam7_old_info->target_name = "AT91SAM7SE32";
496 at91sam7_old_info->num_lockbits = 8;
497 at91sam7_old_info->pagesize = 128;
498 at91sam7_old_info->pages_in_lockregion = 32;
499 at91sam7_old_info->num_pages = 8*32;
505 if (at91sam7_old_info->cidr_arch == 0x75 )
507 at91sam7_old_info->num_nvmbits = 3;
508 at91sam7_old_info->nvmbits = (status>>8)&0x07;
509 bank->base = 0x100000;
511 if (bank->size==0x80000) /* AT91SAM7X512 */
513 at91sam7_old_info->target_name = "AT91SAM7X512";
514 at91sam7_old_info->num_planes = 2;
515 if (at91sam7_old_info->num_planes != bank->num_sectors)
516 LOG_WARNING("Internal error: Number of flash planes and erase sectors does not match, please report");;
517 at91sam7_old_info->num_lockbits = 32;
518 at91sam7_old_info->pagesize = 256;
519 at91sam7_old_info->pages_in_lockregion = 64;
520 at91sam7_old_info->num_pages = 2*16*64;
521 LOG_DEBUG("Support for AT91SAM7X512 is experimental in this version!");
523 if (bank->size==0x40000) /* AT91SAM7X256 */
525 at91sam7_old_info->target_name = "AT91SAM7X256";
526 at91sam7_old_info->num_lockbits = 16;
527 at91sam7_old_info->pagesize = 256;
528 at91sam7_old_info->pages_in_lockregion = 64;
529 at91sam7_old_info->num_pages = 16*64;
531 if (bank->size==0x20000) /* AT91SAM7X128 */
533 at91sam7_old_info->target_name = "AT91SAM7X128";
534 at91sam7_old_info->num_lockbits = 8;
535 at91sam7_old_info->pagesize = 256;
536 at91sam7_old_info->pages_in_lockregion = 64;
537 at91sam7_old_info->num_pages = 8*64;
543 if (at91sam7_old_info->cidr_arch == 0x60 )
545 at91sam7_old_info->num_nvmbits = 3;
546 at91sam7_old_info->nvmbits = (status>>8)&0x07;
547 bank->base = 0x100000;
550 if (bank->size == 0x40000) /* AT91SAM7A3 */
552 at91sam7_old_info->target_name = "AT91SAM7A3";
553 at91sam7_old_info->num_lockbits = 16;
554 at91sam7_old_info->pagesize = 256;
555 at91sam7_old_info->pages_in_lockregion = 16;
556 at91sam7_old_info->num_pages = 16*64;
561 LOG_WARNING("at91sam7_old flash only tested for AT91SAM7Sxx series");
565 int at91sam7_old_erase_check(struct flash_bank_s *bank)
567 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
569 if (!at91sam7_old_info->working_area_size)
579 static int at91sam7_old_protect_check(struct flash_bank_s *bank)
584 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
586 if (at91sam7_old_info->cidr == 0)
588 return ERROR_FLASH_BANK_NOT_PROBED;
591 if (bank->target->state != TARGET_HALTED)
593 LOG_ERROR("Target not halted");
594 return ERROR_TARGET_NOT_HALTED;
597 for (flashplane=0;flashplane<at91sam7_old_info->num_planes;flashplane++)
599 status = at91sam7_old_get_flash_status(bank, flashplane);
600 at91sam7_old_info->lockbits[flashplane] = (status >> 16);
606 /* flash_bank at91sam7_old 0 0 0 0 <target#>
608 int at91sam7_old_flash_bank_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct flash_bank_s *bank)
610 at91sam7_old_flash_bank_t *at91sam7_old_info;
615 LOG_WARNING("incomplete flash_bank at91sam7_old configuration");
616 return ERROR_FLASH_BANK_INVALID;
619 at91sam7_old_info = malloc(sizeof(at91sam7_old_flash_bank_t));
620 bank->driver_priv = at91sam7_old_info;
622 /* part wasn't probed for info yet */
623 at91sam7_old_info->cidr = 0;
625 at91sam7_old_info->flashmode[i]=0;
630 static int at91sam7_old_erase(struct flash_bank_s *bank, int first, int last)
632 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
635 if (at91sam7_old_info->cidr == 0)
637 return ERROR_FLASH_BANK_NOT_PROBED;
640 if (bank->target->state != TARGET_HALTED)
642 LOG_ERROR("Target not halted");
643 return ERROR_TARGET_NOT_HALTED;
646 if ((first < 0) || (last < first) || (last >= bank->num_sectors))
648 if ((first == 0) && (last == (at91sam7_old_info->num_lockbits-1)))
650 LOG_WARNING("Sector numbers based on lockbit count, probably a deprecated script");
651 last = bank->num_sectors-1;
653 else return ERROR_FLASH_SECTOR_INVALID;
656 /* Configure the flash controller timing */
657 at91sam7_old_read_clock_info(bank);
658 for (flashplane = first; flashplane<=last; flashplane++)
660 /* Configure the flash controller timing */
661 at91sam7_old_set_flash_mode(bank, flashplane, FMR_TIMING_FLASH_old);
662 if (at91sam7_old_flash_command(bank, flashplane, EA_old, 0) != ERROR_OK)
664 return ERROR_FLASH_OPERATION_FAILED;
671 int at91sam7_old_protect(struct flash_bank_s *bank, int set, int first, int last)
677 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
679 if (at91sam7_old_info->cidr == 0)
681 return ERROR_FLASH_BANK_NOT_PROBED;
684 if (bank->target->state != TARGET_HALTED)
686 LOG_ERROR("Target not halted");
687 return ERROR_TARGET_NOT_HALTED;
690 if ((first < 0) || (last < first) || (last >= at91sam7_old_info->num_lockbits))
692 return ERROR_FLASH_SECTOR_INVALID;
695 at91sam7_old_read_clock_info(bank);
697 for (lockregion=first;lockregion<=last;lockregion++)
699 pagen = lockregion*at91sam7_old_info->pages_in_lockregion;
700 flashplane = (pagen>>10)&0x03;
701 /* Configure the flash controller timing */
702 at91sam7_old_set_flash_mode(bank, flashplane, FMR_TIMING_NVBITS_old);
709 if (at91sam7_old_flash_command(bank, flashplane, cmd, pagen) != ERROR_OK)
711 return ERROR_FLASH_OPERATION_FAILED;
715 at91sam7_old_protect_check(bank);
721 static int at91sam7_old_write(struct flash_bank_s *bank, u8 *buffer, u32 offset, u32 count)
723 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
724 target_t *target = bank->target;
725 u32 dst_min_alignment, wcount, bytes_remaining = count;
726 u32 first_page, last_page, pagen, buffer_pos;
729 if (at91sam7_old_info->cidr == 0)
731 return ERROR_FLASH_BANK_NOT_PROBED;
734 if (bank->target->state != TARGET_HALTED)
736 LOG_ERROR("Target not halted");
737 return ERROR_TARGET_NOT_HALTED;
740 if (offset + count > bank->size)
741 return ERROR_FLASH_DST_OUT_OF_BANK;
743 dst_min_alignment = at91sam7_old_info->pagesize;
745 if (offset % dst_min_alignment)
747 LOG_WARNING("offset 0x%x breaks required alignment 0x%x", offset, dst_min_alignment);
748 return ERROR_FLASH_DST_BREAKS_ALIGNMENT;
751 if (at91sam7_old_info->cidr_arch == 0)
752 return ERROR_FLASH_BANK_NOT_PROBED;
754 first_page = offset/dst_min_alignment;
755 last_page = CEIL(offset + count, dst_min_alignment);
757 LOG_DEBUG("first_page: %i, last_page: %i, count %i", first_page, last_page, count);
759 at91sam7_old_read_clock_info(bank);
761 for (pagen=first_page; pagen<last_page; pagen++)
763 if (bytes_remaining<dst_min_alignment)
764 count = bytes_remaining;
766 count = dst_min_alignment;
767 bytes_remaining -= count;
769 /* Write one block to the PageWriteBuffer */
770 buffer_pos = (pagen-first_page)*dst_min_alignment;
771 wcount = CEIL(count,4);
772 target->type->write_memory(target, bank->base+pagen*dst_min_alignment, 4, wcount, buffer+buffer_pos);
773 flashplane = (pagen>>10)&0x3;
775 /* Configure the flash controller timing */
776 at91sam7_old_set_flash_mode(bank, flashplane, FMR_TIMING_FLASH_old);
777 /* Send Write Page command to Flash Controller */
778 if (at91sam7_old_flash_command(bank, flashplane, WP_old, pagen) != ERROR_OK)
780 return ERROR_FLASH_OPERATION_FAILED;
782 LOG_DEBUG("Write flash plane:%i page number:%i", flashplane, pagen);
789 static int at91sam7_old_probe(struct flash_bank_s *bank)
791 /* we can't probe on an at91sam7_old
792 * if this is an at91sam7_old, it has the configured flash
794 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
797 if (at91sam7_old_info->cidr != 0)
799 return ERROR_OK; /* already probed */
802 if (bank->target->state != TARGET_HALTED)
804 LOG_ERROR("Target not halted");
805 return ERROR_TARGET_NOT_HALTED;
808 retval = at91sam7_old_read_part_info(bank);
809 if (retval != ERROR_OK)
816 static int at91sam7_old_info(struct flash_bank_s *bank, char *buf, int buf_size)
818 int printed, flashplane;
819 at91sam7_old_flash_bank_t *at91sam7_old_info = bank->driver_priv;
821 if (at91sam7_old_info->cidr == 0)
823 return ERROR_FLASH_BANK_NOT_PROBED;
826 printed = snprintf(buf, buf_size, "\nat91sam7_old information: Chip is %s\n",at91sam7_old_info->target_name);
830 printed = snprintf(buf, buf_size, "cidr: 0x%8.8x, arch: 0x%4.4x, eproc: %s, version:0x%3.3x, flashsize: 0x%8.8x\n",
831 at91sam7_old_info->cidr, at91sam7_old_info->cidr_arch, EPROC_old[at91sam7_old_info->cidr_eproc], at91sam7_old_info->cidr_version, bank->size);
835 printed = snprintf(buf, buf_size, "master clock(estimated): %ikHz \n", at91sam7_old_info->mck_freq / 1000);
839 if (at91sam7_old_info->num_planes>1) {
840 printed = snprintf(buf, buf_size, "flashplanes: %i, pagesize: %i, lock regions: %i, pages in lock region: %i \n",
841 at91sam7_old_info->num_planes, at91sam7_old_info->pagesize, at91sam7_old_info->num_lockbits, at91sam7_old_info->num_pages/at91sam7_old_info->num_lockbits);
844 for (flashplane=0; flashplane<at91sam7_old_info->num_planes; flashplane++)
846 printed = snprintf(buf, buf_size, "lockbits[%i]: 0x%4.4x, ", flashplane, at91sam7_old_info->lockbits[flashplane]);
852 if (at91sam7_old_info->num_lockbits>0) {
853 printed = snprintf(buf, buf_size, "pagesize: %i, lockbits: %i 0x%4.4x, pages in lock region: %i \n",
854 at91sam7_old_info->pagesize, at91sam7_old_info->num_lockbits, at91sam7_old_info->lockbits[0], at91sam7_old_info->num_pages/at91sam7_old_info->num_lockbits);
859 printed = snprintf(buf, buf_size, "securitybit: %i, nvmbits(%i): 0x%1.1x\n", at91sam7_old_info->securitybit, at91sam7_old_info->num_nvmbits, at91sam7_old_info->nvmbits);
867 * On AT91SAM7S: When the gpnvm bits are set with
868 * > at91sam7_old gpnvm 0 bitnr set
869 * the changes are not visible in the flash controller status register MC_FSR_old
870 * until the processor has been reset.
871 * On the Olimex board this requires a power cycle.
872 * Note that the AT91SAM7S has the following errata (doc6175.pdf sec 14.1.3):
873 * The maximum number of write/erase cycles for Non Volatile Memory bits is 100. This includes
874 * Lock Bits (LOCKx), General Purpose NVM bits (GPNVMx) and the Security Bit.
876 static int at91sam7_old_handle_gpnvm_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
883 at91sam7_old_flash_bank_t *at91sam7_old_info;
888 command_print(cmd_ctx, "at91sam7_old gpnvm <num> <bit> <set|clear>");
892 bank = get_flash_bank_by_num_noprobe(strtoul(args[0], NULL, 0));
898 return ERROR_FLASH_BANK_INVALID;
901 if (bank->driver != &at91sam7_old_flash)
903 command_print(cmd_ctx, "not an at91sam7_old flash bank '%s'", args[0]);
904 return ERROR_FLASH_BANK_INVALID;
907 if (strcmp(value, "set") == 0)
911 else if (strcmp(value, "clear") == 0)
917 return ERROR_COMMAND_SYNTAX_ERROR;
920 at91sam7_old_info = bank->driver_priv;
922 if (bank->target->state != TARGET_HALTED)
924 LOG_ERROR("target has to be halted to perform flash operation");
925 return ERROR_TARGET_NOT_HALTED;
928 if (at91sam7_old_info->cidr == 0)
930 retval = at91sam7_old_read_part_info(bank);
931 if (retval != ERROR_OK) {
936 if ((bit<0) || (at91sam7_old_info->num_nvmbits <= bit))
938 command_print(cmd_ctx, "gpnvm bit '#%s' is out of bounds for target %s", args[1],at91sam7_old_info->target_name);
942 /* Configure the flash controller timing */
943 at91sam7_old_read_clock_info(bank);
944 at91sam7_old_set_flash_mode(bank, 0, FMR_TIMING_NVBITS_old);
946 if (at91sam7_old_flash_command(bank, 0, flashcmd, (u16)(bit)) != ERROR_OK)
948 return ERROR_FLASH_OPERATION_FAILED;
951 status = at91sam7_old_get_flash_status(bank, 0);
952 LOG_DEBUG("at91sam7_handle_gpnvm_command: cmd 0x%x, value 0x%x, status 0x%x \n",flashcmd,bit,status);
953 at91sam7_old_info->nvmbits = (status>>8)&((1<<at91sam7_old_info->num_nvmbits)-1);