1 /***************************************************************************
2 * Copyright (C) 2005, 2007 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
19 ***************************************************************************/
24 #include "replacements.h"
33 #include "algorithm.h"
34 #include "binarybuffer.h"
41 int cfi_register_commands(struct command_context_s *cmd_ctx);
42 int cfi_flash_bank_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct flash_bank_s *bank);
43 int cfi_erase(struct flash_bank_s *bank, int first, int last);
44 int cfi_protect(struct flash_bank_s *bank, int set, int first, int last);
45 int cfi_write(struct flash_bank_s *bank, u8 *buffer, u32 offset, u32 count);
46 int cfi_probe(struct flash_bank_s *bank);
47 int cfi_auto_probe(struct flash_bank_s *bank);
48 int cfi_protect_check(struct flash_bank_s *bank);
49 int cfi_info(struct flash_bank_s *bank, char *buf, int buf_size);
51 int cfi_handle_part_id_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
53 #define CFI_MAX_BUS_WIDTH 4
54 #define CFI_MAX_CHIP_WIDTH 4
56 /* defines internal maximum size for code fragment in cfi_intel_write_block() */
57 #define CFI_MAX_INTEL_CODESIZE 256
59 flash_driver_t cfi_flash =
62 .register_commands = cfi_register_commands,
63 .flash_bank_command = cfi_flash_bank_command,
65 .protect = cfi_protect,
68 .auto_probe = cfi_auto_probe,
69 .erase_check = default_flash_blank_check,
70 .protect_check = cfi_protect_check,
74 cfi_unlock_addresses_t cfi_unlock_addresses[] =
76 [CFI_UNLOCK_555_2AA] = { .unlock1 = 0x555, .unlock2 = 0x2aa },
77 [CFI_UNLOCK_5555_2AAA] = { .unlock1 = 0x5555, .unlock2 = 0x2aaa },
80 /* CFI fixups foward declarations */
81 void cfi_fixup_0002_erase_regions(flash_bank_t *flash, void *param);
82 void cfi_fixup_0002_unlock_addresses(flash_bank_t *flash, void *param);
83 void cfi_fixup_atmel_reversed_erase_regions(flash_bank_t *flash, void *param);
85 /* fixup after identifying JEDEC manufactuer and ID */
86 cfi_fixup_t cfi_jedec_fixups[] = {
87 {CFI_MFR_SST, 0x00D4, cfi_fixup_non_cfi, NULL},
88 {CFI_MFR_SST, 0x00D5, cfi_fixup_non_cfi, NULL},
89 {CFI_MFR_SST, 0x00D6, cfi_fixup_non_cfi, NULL},
90 {CFI_MFR_SST, 0x00D7, cfi_fixup_non_cfi, NULL},
91 {CFI_MFR_SST, 0x2780, cfi_fixup_non_cfi, NULL},
92 {CFI_MFR_ST, 0x00D5, cfi_fixup_non_cfi, NULL},
93 {CFI_MFR_ST, 0x00D6, cfi_fixup_non_cfi, NULL},
94 {CFI_MFR_AMD, 0x2223, cfi_fixup_non_cfi, NULL},
95 {CFI_MFR_AMD, 0x22ab, cfi_fixup_non_cfi, NULL},
96 {CFI_MFR_FUJITSU, 0x226b, cfi_fixup_non_cfi, NULL},
97 {CFI_MFR_AMIC, 0xb31a, cfi_fixup_non_cfi, NULL},
98 {CFI_MFR_MX, 0x225b, cfi_fixup_non_cfi, NULL},
99 {CFI_MFR_AMD, 0x225b, cfi_fixup_non_cfi, NULL},
103 /* fixup after reading cmdset 0002 primary query table */
104 cfi_fixup_t cfi_0002_fixups[] = {
105 {CFI_MFR_SST, 0x00D4, cfi_fixup_0002_unlock_addresses, &cfi_unlock_addresses[CFI_UNLOCK_5555_2AAA]},
106 {CFI_MFR_SST, 0x00D5, cfi_fixup_0002_unlock_addresses, &cfi_unlock_addresses[CFI_UNLOCK_5555_2AAA]},
107 {CFI_MFR_SST, 0x00D6, cfi_fixup_0002_unlock_addresses, &cfi_unlock_addresses[CFI_UNLOCK_5555_2AAA]},
108 {CFI_MFR_SST, 0x00D7, cfi_fixup_0002_unlock_addresses, &cfi_unlock_addresses[CFI_UNLOCK_5555_2AAA]},
109 {CFI_MFR_SST, 0x2780, cfi_fixup_0002_unlock_addresses, &cfi_unlock_addresses[CFI_UNLOCK_5555_2AAA]},
110 {CFI_MFR_ATMEL, 0x00C8, cfi_fixup_atmel_reversed_erase_regions, NULL},
111 {CFI_MFR_FUJITSU, 0x226b, cfi_fixup_0002_unlock_addresses, &cfi_unlock_addresses[CFI_UNLOCK_5555_2AAA]},
112 {CFI_MFR_AMIC, 0xb31a, cfi_fixup_0002_unlock_addresses, &cfi_unlock_addresses[CFI_UNLOCK_555_2AA]},
113 {CFI_MFR_MX, 0x225b, cfi_fixup_0002_unlock_addresses, &cfi_unlock_addresses[CFI_UNLOCK_555_2AA]},
114 {CFI_MFR_AMD, 0x225b, cfi_fixup_0002_unlock_addresses, &cfi_unlock_addresses[CFI_UNLOCK_555_2AA]},
115 {CFI_MFR_ANY, CFI_ID_ANY, cfi_fixup_0002_erase_regions, NULL},
119 /* fixup after reading cmdset 0001 primary query table */
120 cfi_fixup_t cfi_0001_fixups[] = {
124 void cfi_fixup(flash_bank_t *bank, cfi_fixup_t *fixups)
126 cfi_flash_bank_t *cfi_info = bank->driver_priv;
129 for (f = fixups; f->fixup; f++)
131 if (((f->mfr == CFI_MFR_ANY) || (f->mfr == cfi_info->manufacturer)) &&
132 ((f->id == CFI_ID_ANY) || (f->id == cfi_info->device_id)))
134 f->fixup(bank, f->param);
139 /* inline u32 flash_address(flash_bank_t *bank, int sector, u32 offset) */
140 __inline__ u32 flash_address(flash_bank_t *bank, int sector, u32 offset)
142 /* while the sector list isn't built, only accesses to sector 0 work */
144 return bank->base + offset * bank->bus_width;
149 LOG_ERROR("BUG: sector list not yet built");
152 return bank->base + bank->sectors[sector].offset + offset * bank->bus_width;
157 void cfi_command(flash_bank_t *bank, u8 cmd, u8 *cmd_buf)
161 /* clear whole buffer, to ensure bits that exceed the bus_width
164 for (i = 0; i < CFI_MAX_BUS_WIDTH; i++)
167 if (bank->target->endianness == TARGET_LITTLE_ENDIAN)
169 for (i = bank->bus_width; i > 0; i--)
171 *cmd_buf++ = (i & (bank->chip_width - 1)) ? 0x0 : cmd;
176 for (i = 1; i <= bank->bus_width; i++)
178 *cmd_buf++ = (i & (bank->chip_width - 1)) ? 0x0 : cmd;
183 /* read unsigned 8-bit value from the bank
184 * flash banks are expected to be made of similar chips
185 * the query result should be the same for all
187 u8 cfi_query_u8(flash_bank_t *bank, int sector, u32 offset)
189 target_t *target = bank->target;
190 u8 data[CFI_MAX_BUS_WIDTH];
192 target->type->read_memory(target, flash_address(bank, sector, offset), bank->bus_width, 1, data);
194 if (bank->target->endianness == TARGET_LITTLE_ENDIAN)
197 return data[bank->bus_width - 1];
200 /* read unsigned 8-bit value from the bank
201 * in case of a bank made of multiple chips,
202 * the individual values are ORed
204 u8 cfi_get_u8(flash_bank_t *bank, int sector, u32 offset)
206 target_t *target = bank->target;
207 u8 data[CFI_MAX_BUS_WIDTH];
210 target->type->read_memory(target, flash_address(bank, sector, offset), bank->bus_width, 1, data);
212 if (bank->target->endianness == TARGET_LITTLE_ENDIAN)
214 for (i = 0; i < bank->bus_width / bank->chip_width; i++)
222 for (i = 0; i < bank->bus_width / bank->chip_width; i++)
223 value |= data[bank->bus_width - 1 - i];
229 u16 cfi_query_u16(flash_bank_t *bank, int sector, u32 offset)
231 target_t *target = bank->target;
232 u8 data[CFI_MAX_BUS_WIDTH * 2];
234 target->type->read_memory(target, flash_address(bank, sector, offset), bank->bus_width, 2, data);
236 if (bank->target->endianness == TARGET_LITTLE_ENDIAN)
237 return data[0] | data[bank->bus_width] << 8;
239 return data[bank->bus_width - 1] | data[(2 * bank->bus_width) - 1] << 8;
242 u32 cfi_query_u32(flash_bank_t *bank, int sector, u32 offset)
244 target_t *target = bank->target;
245 u8 data[CFI_MAX_BUS_WIDTH * 4];
247 target->type->read_memory(target, flash_address(bank, sector, offset), bank->bus_width, 4, data);
249 if (bank->target->endianness == TARGET_LITTLE_ENDIAN)
250 return data[0] | data[bank->bus_width] << 8 | data[bank->bus_width * 2] << 16 | data[bank->bus_width * 3] << 24;
252 return data[bank->bus_width - 1] | data[(2* bank->bus_width) - 1] << 8 |
253 data[(3 * bank->bus_width) - 1] << 16 | data[(4 * bank->bus_width) - 1] << 24;
256 void cfi_intel_clear_status_register(flash_bank_t *bank)
258 target_t *target = bank->target;
261 if (target->state != TARGET_HALTED)
263 LOG_ERROR("BUG: attempted to clear status register while target wasn't halted");
267 cfi_command(bank, 0x50, command);
268 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
271 u8 cfi_intel_wait_status_busy(flash_bank_t *bank, int timeout)
275 while ((!((status = cfi_get_u8(bank, 0, 0x0)) & 0x80)) && (timeout-- > 0))
277 LOG_DEBUG("status: 0x%x", status);
281 /* mask out bit 0 (reserved) */
282 status = status & 0xfe;
284 LOG_DEBUG("status: 0x%x", status);
286 if ((status & 0x80) != 0x80)
288 LOG_ERROR("timeout while waiting for WSM to become ready");
290 else if (status != 0x80)
292 LOG_ERROR("status register: 0x%x", status);
294 LOG_ERROR("Block Lock-Bit Detected, Operation Abort");
296 LOG_ERROR("Program suspended");
298 LOG_ERROR("Low Programming Voltage Detected, Operation Aborted");
300 LOG_ERROR("Program Error / Error in Setting Lock-Bit");
302 LOG_ERROR("Error in Block Erasure or Clear Lock-Bits");
304 LOG_ERROR("Block Erase Suspended");
306 cfi_intel_clear_status_register(bank);
312 int cfi_spansion_wait_status_busy(flash_bank_t *bank, int timeout)
314 u8 status, oldstatus;
316 oldstatus = cfi_get_u8(bank, 0, 0x0);
319 status = cfi_get_u8(bank, 0, 0x0);
320 if ((status ^ oldstatus) & 0x40) {
322 oldstatus = cfi_get_u8(bank, 0, 0x0);
323 status = cfi_get_u8(bank, 0, 0x0);
324 if ((status ^ oldstatus) & 0x40) {
325 LOG_ERROR("dq5 timeout, status: 0x%x", status);
326 return(ERROR_FLASH_OPERATION_FAILED);
328 LOG_DEBUG("status: 0x%x", status);
333 LOG_DEBUG("status: 0x%x", status);
339 } while (timeout-- > 0);
341 LOG_ERROR("timeout, status: 0x%x", status);
343 return(ERROR_FLASH_BUSY);
346 int cfi_read_intel_pri_ext(flash_bank_t *bank)
348 cfi_flash_bank_t *cfi_info = bank->driver_priv;
349 cfi_intel_pri_ext_t *pri_ext = malloc(sizeof(cfi_intel_pri_ext_t));
350 target_t *target = bank->target;
353 cfi_info->pri_ext = pri_ext;
355 pri_ext->pri[0] = cfi_query_u8(bank, 0, cfi_info->pri_addr + 0);
356 pri_ext->pri[1] = cfi_query_u8(bank, 0, cfi_info->pri_addr + 1);
357 pri_ext->pri[2] = cfi_query_u8(bank, 0, cfi_info->pri_addr + 2);
359 if ((pri_ext->pri[0] != 'P') || (pri_ext->pri[1] != 'R') || (pri_ext->pri[2] != 'I'))
361 cfi_command(bank, 0xf0, command);
362 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
363 cfi_command(bank, 0xff, command);
364 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
365 LOG_ERROR("Could not read bank flash bank information");
366 return ERROR_FLASH_BANK_INVALID;
369 pri_ext->major_version = cfi_query_u8(bank, 0, cfi_info->pri_addr + 3);
370 pri_ext->minor_version = cfi_query_u8(bank, 0, cfi_info->pri_addr + 4);
372 LOG_DEBUG("pri: '%c%c%c', version: %c.%c", pri_ext->pri[0], pri_ext->pri[1], pri_ext->pri[2], pri_ext->major_version, pri_ext->minor_version);
374 pri_ext->feature_support = cfi_query_u32(bank, 0, cfi_info->pri_addr + 5);
375 pri_ext->suspend_cmd_support = cfi_query_u8(bank, 0, cfi_info->pri_addr + 9);
376 pri_ext->blk_status_reg_mask = cfi_query_u16(bank, 0, cfi_info->pri_addr + 0xa);
378 LOG_DEBUG("feature_support: 0x%x, suspend_cmd_support: 0x%x, blk_status_reg_mask: 0x%x", pri_ext->feature_support, pri_ext->suspend_cmd_support, pri_ext->blk_status_reg_mask);
380 pri_ext->vcc_optimal = cfi_query_u8(bank, 0, cfi_info->pri_addr + 0xc);
381 pri_ext->vpp_optimal = cfi_query_u8(bank, 0, cfi_info->pri_addr + 0xd);
383 LOG_DEBUG("Vcc opt: %1.1x.%1.1x, Vpp opt: %1.1x.%1.1x",
384 (pri_ext->vcc_optimal & 0xf0) >> 4, pri_ext->vcc_optimal & 0x0f,
385 (pri_ext->vpp_optimal & 0xf0) >> 4, pri_ext->vpp_optimal & 0x0f);
387 pri_ext->num_protection_fields = cfi_query_u8(bank, 0, cfi_info->pri_addr + 0xe);
388 if (pri_ext->num_protection_fields != 1)
390 LOG_WARNING("expected one protection register field, but found %i", pri_ext->num_protection_fields);
393 pri_ext->prot_reg_addr = cfi_query_u16(bank, 0, cfi_info->pri_addr + 0xf);
394 pri_ext->fact_prot_reg_size = cfi_query_u8(bank, 0, cfi_info->pri_addr + 0x11);
395 pri_ext->user_prot_reg_size = cfi_query_u8(bank, 0, cfi_info->pri_addr + 0x12);
397 LOG_DEBUG("protection_fields: %i, prot_reg_addr: 0x%x, factory pre-programmed: %i, user programmable: %i", pri_ext->num_protection_fields, pri_ext->prot_reg_addr, 1 << pri_ext->fact_prot_reg_size, 1 << pri_ext->user_prot_reg_size);
402 int cfi_read_spansion_pri_ext(flash_bank_t *bank)
404 cfi_flash_bank_t *cfi_info = bank->driver_priv;
405 cfi_spansion_pri_ext_t *pri_ext = malloc(sizeof(cfi_spansion_pri_ext_t));
406 target_t *target = bank->target;
409 cfi_info->pri_ext = pri_ext;
411 pri_ext->pri[0] = cfi_query_u8(bank, 0, cfi_info->pri_addr + 0);
412 pri_ext->pri[1] = cfi_query_u8(bank, 0, cfi_info->pri_addr + 1);
413 pri_ext->pri[2] = cfi_query_u8(bank, 0, cfi_info->pri_addr + 2);
415 if ((pri_ext->pri[0] != 'P') || (pri_ext->pri[1] != 'R') || (pri_ext->pri[2] != 'I'))
417 cfi_command(bank, 0xf0, command);
418 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
419 LOG_ERROR("Could not read spansion bank information");
420 return ERROR_FLASH_BANK_INVALID;
423 pri_ext->major_version = cfi_query_u8(bank, 0, cfi_info->pri_addr + 3);
424 pri_ext->minor_version = cfi_query_u8(bank, 0, cfi_info->pri_addr + 4);
426 LOG_DEBUG("pri: '%c%c%c', version: %c.%c", pri_ext->pri[0], pri_ext->pri[1], pri_ext->pri[2], pri_ext->major_version, pri_ext->minor_version);
428 pri_ext->SiliconRevision = cfi_query_u8(bank, 0, cfi_info->pri_addr + 5);
429 pri_ext->EraseSuspend = cfi_query_u8(bank, 0, cfi_info->pri_addr + 6);
430 pri_ext->BlkProt = cfi_query_u8(bank, 0, cfi_info->pri_addr + 7);
431 pri_ext->TmpBlkUnprotect = cfi_query_u8(bank, 0, cfi_info->pri_addr + 8);
432 pri_ext->BlkProtUnprot = cfi_query_u8(bank, 0, cfi_info->pri_addr + 9);
433 pri_ext->SimultaneousOps = cfi_query_u8(bank, 0, cfi_info->pri_addr + 10);
434 pri_ext->BurstMode = cfi_query_u8(bank, 0, cfi_info->pri_addr + 11);
435 pri_ext->PageMode = cfi_query_u8(bank, 0, cfi_info->pri_addr + 12);
436 pri_ext->VppMin = cfi_query_u8(bank, 0, cfi_info->pri_addr + 13);
437 pri_ext->VppMax = cfi_query_u8(bank, 0, cfi_info->pri_addr + 14);
438 pri_ext->TopBottom = cfi_query_u8(bank, 0, cfi_info->pri_addr + 15);
440 LOG_DEBUG("Silicon Revision: 0x%x, Erase Suspend: 0x%x, Block protect: 0x%x", pri_ext->SiliconRevision,
441 pri_ext->EraseSuspend, pri_ext->BlkProt);
443 LOG_DEBUG("Temporary Unprotect: 0x%x, Block Protect Scheme: 0x%x, Simultaneous Ops: 0x%x", pri_ext->TmpBlkUnprotect,
444 pri_ext->BlkProtUnprot, pri_ext->SimultaneousOps);
446 LOG_DEBUG("Burst Mode: 0x%x, Page Mode: 0x%x, ", pri_ext->BurstMode, pri_ext->PageMode);
449 LOG_DEBUG("Vpp min: %2.2d.%1.1d, Vpp max: %2.2d.%1.1x",
450 (pri_ext->VppMin & 0xf0) >> 4, pri_ext->VppMin & 0x0f,
451 (pri_ext->VppMax & 0xf0) >> 4, pri_ext->VppMax & 0x0f);
453 LOG_DEBUG("WP# protection 0x%x", pri_ext->TopBottom);
455 /* default values for implementation specific workarounds */
456 pri_ext->_unlock1 = cfi_unlock_addresses[CFI_UNLOCK_555_2AA].unlock1;
457 pri_ext->_unlock2 = cfi_unlock_addresses[CFI_UNLOCK_555_2AA].unlock2;
458 pri_ext->_reversed_geometry = 0;
463 int cfi_read_atmel_pri_ext(flash_bank_t *bank)
465 cfi_atmel_pri_ext_t atmel_pri_ext;
466 cfi_flash_bank_t *cfi_info = bank->driver_priv;
467 cfi_spansion_pri_ext_t *pri_ext = malloc(sizeof(cfi_spansion_pri_ext_t));
468 target_t *target = bank->target;
471 /* ATMEL devices use the same CFI primary command set (0x2) as AMD/Spansion,
472 * but a different primary extended query table.
473 * We read the atmel table, and prepare a valid AMD/Spansion query table.
476 memset(pri_ext, 0, sizeof(cfi_spansion_pri_ext_t));
478 cfi_info->pri_ext = pri_ext;
480 atmel_pri_ext.pri[0] = cfi_query_u8(bank, 0, cfi_info->pri_addr + 0);
481 atmel_pri_ext.pri[1] = cfi_query_u8(bank, 0, cfi_info->pri_addr + 1);
482 atmel_pri_ext.pri[2] = cfi_query_u8(bank, 0, cfi_info->pri_addr + 2);
484 if ((atmel_pri_ext.pri[0] != 'P') || (atmel_pri_ext.pri[1] != 'R') || (atmel_pri_ext.pri[2] != 'I'))
486 cfi_command(bank, 0xf0, command);
487 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
488 LOG_ERROR("Could not read atmel bank information");
489 return ERROR_FLASH_BANK_INVALID;
492 pri_ext->pri[0] = atmel_pri_ext.pri[0];
493 pri_ext->pri[1] = atmel_pri_ext.pri[1];
494 pri_ext->pri[2] = atmel_pri_ext.pri[2];
496 atmel_pri_ext.major_version = cfi_query_u8(bank, 0, cfi_info->pri_addr + 3);
497 atmel_pri_ext.minor_version = cfi_query_u8(bank, 0, cfi_info->pri_addr + 4);
499 LOG_DEBUG("pri: '%c%c%c', version: %c.%c", atmel_pri_ext.pri[0], atmel_pri_ext.pri[1], atmel_pri_ext.pri[2], atmel_pri_ext.major_version, atmel_pri_ext.minor_version);
501 pri_ext->major_version = atmel_pri_ext.major_version;
502 pri_ext->minor_version = atmel_pri_ext.minor_version;
504 atmel_pri_ext.features = cfi_query_u8(bank, 0, cfi_info->pri_addr + 5);
505 atmel_pri_ext.bottom_boot = cfi_query_u8(bank, 0, cfi_info->pri_addr + 6);
506 atmel_pri_ext.burst_mode = cfi_query_u8(bank, 0, cfi_info->pri_addr + 7);
507 atmel_pri_ext.page_mode = cfi_query_u8(bank, 0, cfi_info->pri_addr + 8);
509 LOG_DEBUG("features: 0x%2.2x, bottom_boot: 0x%2.2x, burst_mode: 0x%2.2x, page_mode: 0x%2.2x",
510 atmel_pri_ext.features, atmel_pri_ext.bottom_boot, atmel_pri_ext.burst_mode, atmel_pri_ext.page_mode);
512 if (atmel_pri_ext.features & 0x02)
513 pri_ext->EraseSuspend = 2;
515 if (atmel_pri_ext.bottom_boot)
516 pri_ext->TopBottom = 2;
518 pri_ext->TopBottom = 3;
520 pri_ext->_unlock1 = cfi_unlock_addresses[CFI_UNLOCK_555_2AA].unlock1;
521 pri_ext->_unlock2 = cfi_unlock_addresses[CFI_UNLOCK_555_2AA].unlock2;
526 int cfi_read_0002_pri_ext(flash_bank_t *bank)
528 cfi_flash_bank_t *cfi_info = bank->driver_priv;
530 if (cfi_info->manufacturer == CFI_MFR_ATMEL)
532 return cfi_read_atmel_pri_ext(bank);
536 return cfi_read_spansion_pri_ext(bank);
540 int cfi_spansion_info(struct flash_bank_s *bank, char *buf, int buf_size)
543 cfi_flash_bank_t *cfi_info = bank->driver_priv;
544 cfi_spansion_pri_ext_t *pri_ext = cfi_info->pri_ext;
546 printed = snprintf(buf, buf_size, "\nSpansion primary algorithm extend information:\n");
550 printed = snprintf(buf, buf_size, "pri: '%c%c%c', version: %c.%c\n", pri_ext->pri[0],
551 pri_ext->pri[1], pri_ext->pri[2],
552 pri_ext->major_version, pri_ext->minor_version);
556 printed = snprintf(buf, buf_size, "Silicon Rev.: 0x%x, Address Sensitive unlock: 0x%x\n",
557 (pri_ext->SiliconRevision) >> 2,
558 (pri_ext->SiliconRevision) & 0x03);
562 printed = snprintf(buf, buf_size, "Erase Suspend: 0x%x, Sector Protect: 0x%x\n",
563 pri_ext->EraseSuspend,
568 printed = snprintf(buf, buf_size, "VppMin: %2.2d.%1.1x, VppMax: %2.2d.%1.1x\n",
569 (pri_ext->VppMin & 0xf0) >> 4, pri_ext->VppMin & 0x0f,
570 (pri_ext->VppMax & 0xf0) >> 4, pri_ext->VppMax & 0x0f);
575 int cfi_intel_info(struct flash_bank_s *bank, char *buf, int buf_size)
578 cfi_flash_bank_t *cfi_info = bank->driver_priv;
579 cfi_intel_pri_ext_t *pri_ext = cfi_info->pri_ext;
581 printed = snprintf(buf, buf_size, "\nintel primary algorithm extend information:\n");
585 printed = snprintf(buf, buf_size, "pri: '%c%c%c', version: %c.%c\n", pri_ext->pri[0], pri_ext->pri[1], pri_ext->pri[2], pri_ext->major_version, pri_ext->minor_version);
589 printed = snprintf(buf, buf_size, "feature_support: 0x%x, suspend_cmd_support: 0x%x, blk_status_reg_mask: 0x%x\n", pri_ext->feature_support, pri_ext->suspend_cmd_support, pri_ext->blk_status_reg_mask);
593 printed = snprintf(buf, buf_size, "Vcc opt: %1.1x.%1.1x, Vpp opt: %1.1x.%1.1x\n",
594 (pri_ext->vcc_optimal & 0xf0) >> 4, pri_ext->vcc_optimal & 0x0f,
595 (pri_ext->vpp_optimal & 0xf0) >> 4, pri_ext->vpp_optimal & 0x0f);
599 printed = snprintf(buf, buf_size, "protection_fields: %i, prot_reg_addr: 0x%x, factory pre-programmed: %i, user programmable: %i\n", pri_ext->num_protection_fields, pri_ext->prot_reg_addr, 1 << pri_ext->fact_prot_reg_size, 1 << pri_ext->user_prot_reg_size);
604 int cfi_register_commands(struct command_context_s *cmd_ctx)
606 /*command_t *cfi_cmd = */
607 register_command(cmd_ctx, NULL, "cfi", NULL, COMMAND_ANY, "flash bank cfi <base> <size> <chip_width> <bus_width> <targetNum> [jedec_probe/x16_as_x8]");
609 register_command(cmd_ctx, cfi_cmd, "part_id", cfi_handle_part_id_command, COMMAND_EXEC,
610 "print part id of cfi flash bank <num>");
615 /* flash_bank cfi <base> <size> <chip_width> <bus_width> <target#> [options]
617 int cfi_flash_bank_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct flash_bank_s *bank)
619 cfi_flash_bank_t *cfi_info;
624 LOG_WARNING("incomplete flash_bank cfi configuration");
625 return ERROR_FLASH_BANK_INVALID;
628 if ((strtoul(args[4], NULL, 0) > CFI_MAX_CHIP_WIDTH)
629 || (strtoul(args[3], NULL, 0) > CFI_MAX_BUS_WIDTH))
631 LOG_ERROR("chip and bus width have to specified in bytes");
632 return ERROR_FLASH_BANK_INVALID;
635 cfi_info = malloc(sizeof(cfi_flash_bank_t));
636 cfi_info->probed = 0;
637 bank->driver_priv = cfi_info;
639 cfi_info->write_algorithm = NULL;
641 cfi_info->x16_as_x8 = 0;
642 cfi_info->jedec_probe = 0;
643 cfi_info->not_cfi = 0;
645 for (i = 6; i < argc; i++)
647 if (strcmp(args[i], "x16_as_x8") == 0)
649 cfi_info->x16_as_x8 = 1;
651 else if (strcmp(args[i], "jedec_probe") == 0)
653 cfi_info->jedec_probe = 1;
657 cfi_info->write_algorithm = NULL;
659 /* bank wasn't probed yet */
660 cfi_info->qry[0] = -1;
665 int cfi_intel_erase(struct flash_bank_s *bank, int first, int last)
667 cfi_flash_bank_t *cfi_info = bank->driver_priv;
668 target_t *target = bank->target;
672 cfi_intel_clear_status_register(bank);
674 for (i = first; i <= last; i++)
676 cfi_command(bank, 0x20, command);
677 target->type->write_memory(target, flash_address(bank, i, 0x0), bank->bus_width, 1, command);
679 cfi_command(bank, 0xd0, command);
680 target->type->write_memory(target, flash_address(bank, i, 0x0), bank->bus_width, 1, command);
682 if (cfi_intel_wait_status_busy(bank, 1000 * (1 << cfi_info->block_erase_timeout_typ)) == 0x80)
683 bank->sectors[i].is_erased = 1;
686 cfi_command(bank, 0xff, command);
687 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
689 LOG_ERROR("couldn't erase block %i of flash bank at base 0x%x", i, bank->base);
690 return ERROR_FLASH_OPERATION_FAILED;
694 cfi_command(bank, 0xff, command);
695 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
700 int cfi_spansion_erase(struct flash_bank_s *bank, int first, int last)
702 cfi_flash_bank_t *cfi_info = bank->driver_priv;
703 cfi_spansion_pri_ext_t *pri_ext = cfi_info->pri_ext;
704 target_t *target = bank->target;
708 for (i = first; i <= last; i++)
710 cfi_command(bank, 0xaa, command);
711 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock1), bank->bus_width, 1, command);
713 cfi_command(bank, 0x55, command);
714 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock2), bank->bus_width, 1, command);
716 cfi_command(bank, 0x80, command);
717 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock1), bank->bus_width, 1, command);
719 cfi_command(bank, 0xaa, command);
720 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock1), bank->bus_width, 1, command);
722 cfi_command(bank, 0x55, command);
723 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock2), bank->bus_width, 1, command);
725 cfi_command(bank, 0x30, command);
726 target->type->write_memory(target, flash_address(bank, i, 0x0), bank->bus_width, 1, command);
728 if (cfi_spansion_wait_status_busy(bank, 1000 * (1 << cfi_info->block_erase_timeout_typ)) == ERROR_OK)
729 bank->sectors[i].is_erased = 1;
732 cfi_command(bank, 0xf0, command);
733 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
735 LOG_ERROR("couldn't erase block %i of flash bank at base 0x%x", i, bank->base);
736 return ERROR_FLASH_OPERATION_FAILED;
740 cfi_command(bank, 0xf0, command);
741 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
746 int cfi_erase(struct flash_bank_s *bank, int first, int last)
748 cfi_flash_bank_t *cfi_info = bank->driver_priv;
750 if (bank->target->state != TARGET_HALTED)
752 LOG_ERROR("Target not halted");
753 return ERROR_TARGET_NOT_HALTED;
756 if ((first < 0) || (last < first) || (last >= bank->num_sectors))
758 return ERROR_FLASH_SECTOR_INVALID;
761 if (cfi_info->qry[0] != 'Q')
762 return ERROR_FLASH_BANK_NOT_PROBED;
764 switch(cfi_info->pri_id)
768 return cfi_intel_erase(bank, first, last);
771 return cfi_spansion_erase(bank, first, last);
774 LOG_ERROR("cfi primary command set %i unsupported", cfi_info->pri_id);
781 int cfi_intel_protect(struct flash_bank_s *bank, int set, int first, int last)
783 cfi_flash_bank_t *cfi_info = bank->driver_priv;
784 cfi_intel_pri_ext_t *pri_ext = cfi_info->pri_ext;
785 target_t *target = bank->target;
790 /* if the device supports neither legacy lock/unlock (bit 3) nor
791 * instant individual block locking (bit 5).
793 if (!(pri_ext->feature_support & 0x28))
794 return ERROR_FLASH_OPERATION_FAILED;
796 cfi_intel_clear_status_register(bank);
798 for (i = first; i <= last; i++)
800 cfi_command(bank, 0x60, command);
801 LOG_DEBUG("address: 0x%4.4x, command: 0x%4.4x", flash_address(bank, i, 0x0), target_buffer_get_u32(target, command));
802 target->type->write_memory(target, flash_address(bank, i, 0x0), bank->bus_width, 1, command);
805 cfi_command(bank, 0x01, command);
806 LOG_DEBUG("address: 0x%4.4x, command: 0x%4.4x", flash_address(bank, i, 0x0), target_buffer_get_u32(target, command));
807 target->type->write_memory(target, flash_address(bank, i, 0x0), bank->bus_width, 1, command);
808 bank->sectors[i].is_protected = 1;
812 cfi_command(bank, 0xd0, command);
813 LOG_DEBUG("address: 0x%4.4x, command: 0x%4.4x", flash_address(bank, i, 0x0), target_buffer_get_u32(target, command));
814 target->type->write_memory(target, flash_address(bank, i, 0x0), bank->bus_width, 1, command);
815 bank->sectors[i].is_protected = 0;
818 /* instant individual block locking doesn't require reading of the status register */
819 if (!(pri_ext->feature_support & 0x20))
821 /* Clear lock bits operation may take up to 1.4s */
822 cfi_intel_wait_status_busy(bank, 1400);
827 /* read block lock bit, to verify status */
828 cfi_command(bank, 0x90, command);
829 target->type->write_memory(target, flash_address(bank, 0, 0x55), bank->bus_width, 1, command);
830 block_status = cfi_get_u8(bank, i, 0x2);
832 if ((block_status & 0x1) != set)
834 LOG_ERROR("couldn't change block lock status (set = %i, block_status = 0x%2.2x)", set, block_status);
835 cfi_command(bank, 0x70, command);
836 target->type->write_memory(target, flash_address(bank, 0, 0x55), bank->bus_width, 1, command);
837 cfi_intel_wait_status_busy(bank, 10);
840 return ERROR_FLASH_OPERATION_FAILED;
850 /* if the device doesn't support individual block lock bits set/clear,
851 * all blocks have been unlocked in parallel, so we set those that should be protected
853 if ((!set) && (!(pri_ext->feature_support & 0x20)))
855 for (i = 0; i < bank->num_sectors; i++)
857 if (bank->sectors[i].is_protected == 1)
859 cfi_intel_clear_status_register(bank);
861 cfi_command(bank, 0x60, command);
862 target->type->write_memory(target, flash_address(bank, i, 0x0), bank->bus_width, 1, command);
864 cfi_command(bank, 0x01, command);
865 target->type->write_memory(target, flash_address(bank, i, 0x0), bank->bus_width, 1, command);
867 cfi_intel_wait_status_busy(bank, 100);
872 cfi_command(bank, 0xff, command);
873 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
878 int cfi_protect(struct flash_bank_s *bank, int set, int first, int last)
880 cfi_flash_bank_t *cfi_info = bank->driver_priv;
882 if (bank->target->state != TARGET_HALTED)
884 LOG_ERROR("Target not halted");
885 return ERROR_TARGET_NOT_HALTED;
888 if ((first < 0) || (last < first) || (last >= bank->num_sectors))
890 return ERROR_FLASH_SECTOR_INVALID;
893 if (cfi_info->qry[0] != 'Q')
894 return ERROR_FLASH_BANK_NOT_PROBED;
896 switch(cfi_info->pri_id)
900 cfi_intel_protect(bank, set, first, last);
903 LOG_ERROR("cfi primary command set %i unsupported", cfi_info->pri_id);
910 /* FIXME Replace this by a simple memcpy() - still unsure about sideeffects */
911 static void cfi_add_byte(struct flash_bank_s *bank, u8 *word, u8 byte)
913 /* target_t *target = bank->target; */
918 * The data to flash must not be changed in endian! We write a bytestrem in
919 * target byte order already. Only the control and status byte lane of the flash
920 * WSM is interpreted by the CPU in different ways, when read a u16 or u32
921 * word (data seems to be in the upper or lower byte lane for u16 accesses).
925 if (target->endianness == TARGET_LITTLE_ENDIAN)
929 for (i = 0; i < bank->bus_width - 1; i++)
930 word[i] = word[i + 1];
931 word[bank->bus_width - 1] = byte;
937 for (i = bank->bus_width - 1; i > 0; i--)
938 word[i] = word[i - 1];
944 /* Convert code image to target endian */
945 /* FIXME create general block conversion fcts in target.c?) */
946 static void cfi_fix_code_endian(target_t *target, u8 *dest, const u32 *src, u32 count)
949 for (i=0; i< count; i++)
951 target_buffer_set_u32(target, dest, *src);
957 u32 cfi_command_val(flash_bank_t *bank, u8 cmd)
959 target_t *target = bank->target;
961 u8 buf[CFI_MAX_BUS_WIDTH];
962 cfi_command(bank, cmd, buf);
963 switch (bank->bus_width)
969 return target_buffer_get_u16(target, buf);
972 return target_buffer_get_u32(target, buf);
975 LOG_ERROR("Unsupported bank buswidth %d, can't do block memory writes", bank->bus_width);
980 int cfi_intel_write_block(struct flash_bank_s *bank, u8 *buffer, u32 address, u32 count)
982 cfi_flash_bank_t *cfi_info = bank->driver_priv;
983 target_t *target = bank->target;
984 reg_param_t reg_params[7];
985 armv4_5_algorithm_t armv4_5_info;
986 working_area_t *source;
987 u32 buffer_size = 32768;
988 u32 write_command_val, busy_pattern_val, error_pattern_val;
990 /* algorithm register usage:
991 * r0: source address (in RAM)
992 * r1: target address (in Flash)
994 * r3: flash write command
995 * r4: status byte (returned to host)
996 * r5: busy test pattern
997 * r6: error test pattern
1000 static const u32 word_32_code[] = {
1001 0xe4904004, /* loop: ldr r4, [r0], #4 */
1002 0xe5813000, /* str r3, [r1] */
1003 0xe5814000, /* str r4, [r1] */
1004 0xe5914000, /* busy: ldr r4, [r1] */
1005 0xe0047005, /* and r7, r4, r5 */
1006 0xe1570005, /* cmp r7, r5 */
1007 0x1afffffb, /* bne busy */
1008 0xe1140006, /* tst r4, r6 */
1009 0x1a000003, /* bne done */
1010 0xe2522001, /* subs r2, r2, #1 */
1011 0x0a000001, /* beq done */
1012 0xe2811004, /* add r1, r1 #4 */
1013 0xeafffff2, /* b loop */
1014 0xeafffffe /* done: b -2 */
1017 static const u32 word_16_code[] = {
1018 0xe0d040b2, /* loop: ldrh r4, [r0], #2 */
1019 0xe1c130b0, /* strh r3, [r1] */
1020 0xe1c140b0, /* strh r4, [r1] */
1021 0xe1d140b0, /* busy ldrh r4, [r1] */
1022 0xe0047005, /* and r7, r4, r5 */
1023 0xe1570005, /* cmp r7, r5 */
1024 0x1afffffb, /* bne busy */
1025 0xe1140006, /* tst r4, r6 */
1026 0x1a000003, /* bne done */
1027 0xe2522001, /* subs r2, r2, #1 */
1028 0x0a000001, /* beq done */
1029 0xe2811002, /* add r1, r1 #2 */
1030 0xeafffff2, /* b loop */
1031 0xeafffffe /* done: b -2 */
1034 static const u32 word_8_code[] = {
1035 0xe4d04001, /* loop: ldrb r4, [r0], #1 */
1036 0xe5c13000, /* strb r3, [r1] */
1037 0xe5c14000, /* strb r4, [r1] */
1038 0xe5d14000, /* busy ldrb r4, [r1] */
1039 0xe0047005, /* and r7, r4, r5 */
1040 0xe1570005, /* cmp r7, r5 */
1041 0x1afffffb, /* bne busy */
1042 0xe1140006, /* tst r4, r6 */
1043 0x1a000003, /* bne done */
1044 0xe2522001, /* subs r2, r2, #1 */
1045 0x0a000001, /* beq done */
1046 0xe2811001, /* add r1, r1 #1 */
1047 0xeafffff2, /* b loop */
1048 0xeafffffe /* done: b -2 */
1050 u8 target_code[4*CFI_MAX_INTEL_CODESIZE];
1051 const u32 *target_code_src;
1052 int target_code_size;
1053 int retval = ERROR_OK;
1056 cfi_intel_clear_status_register(bank);
1058 armv4_5_info.common_magic = ARMV4_5_COMMON_MAGIC;
1059 armv4_5_info.core_mode = ARMV4_5_MODE_SVC;
1060 armv4_5_info.core_state = ARMV4_5_STATE_ARM;
1062 /* If we are setting up the write_algorith, we need target_code_src */
1063 /* if not we only need target_code_size. */
1065 /* However, we don't want to create multiple code paths, so we */
1066 /* do the unecessary evaluation of target_code_src, which the */
1067 /* compiler will probably nicely optimize away if not needed */
1069 /* prepare algorithm code for target endian */
1070 switch (bank->bus_width)
1073 target_code_src = word_8_code;
1074 target_code_size = sizeof(word_8_code);
1077 target_code_src = word_16_code;
1078 target_code_size = sizeof(word_16_code);
1081 target_code_src = word_32_code;
1082 target_code_size = sizeof(word_32_code);
1085 LOG_ERROR("Unsupported bank buswidth %d, can't do block memory writes", bank->bus_width);
1086 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1089 /* flash write code */
1090 if (!cfi_info->write_algorithm)
1092 if ( target_code_size > sizeof(target_code) )
1094 LOG_WARNING("Internal error - target code buffer to small. Increase CFI_MAX_INTEL_CODESIZE and recompile.");
1095 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1097 cfi_fix_code_endian(target, target_code, target_code_src, target_code_size / 4);
1099 /* Get memory for block write handler */
1100 retval = target_alloc_working_area(target, target_code_size, &cfi_info->write_algorithm);
1101 if (retval != ERROR_OK)
1103 LOG_WARNING("No working area available, can't do block memory writes");
1104 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1107 /* write algorithm code to working area */
1108 retval = target_write_buffer(target, cfi_info->write_algorithm->address, target_code_size, target_code);
1109 if (retval != ERROR_OK)
1111 LOG_ERROR("Unable to write block write code to target");
1116 /* Get a workspace buffer for the data to flash starting with 32k size.
1117 Half size until buffer would be smaller 256 Bytem then fail back */
1118 /* FIXME Why 256 bytes, why not 32 bytes (smallest flash write page */
1119 while (target_alloc_working_area(target, buffer_size, &source) != ERROR_OK)
1122 if (buffer_size <= 256)
1124 LOG_WARNING("no large enough working area available, can't do block memory writes");
1125 retval = ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1130 /* setup algo registers */
1131 init_reg_param(®_params[0], "r0", 32, PARAM_OUT);
1132 init_reg_param(®_params[1], "r1", 32, PARAM_OUT);
1133 init_reg_param(®_params[2], "r2", 32, PARAM_OUT);
1134 init_reg_param(®_params[3], "r3", 32, PARAM_OUT);
1135 init_reg_param(®_params[4], "r4", 32, PARAM_IN);
1136 init_reg_param(®_params[5], "r5", 32, PARAM_OUT);
1137 init_reg_param(®_params[6], "r6", 32, PARAM_OUT);
1139 /* prepare command and status register patterns */
1140 write_command_val = cfi_command_val(bank, 0x40);
1141 busy_pattern_val = cfi_command_val(bank, 0x80);
1142 error_pattern_val = cfi_command_val(bank, 0x7e);
1144 LOG_INFO("Using target buffer at 0x%08x and of size 0x%04x", source->address, buffer_size );
1146 /* Programming main loop */
1149 u32 thisrun_count = (count > buffer_size) ? buffer_size : count;
1152 target_write_buffer(target, source->address, thisrun_count, buffer);
1154 buf_set_u32(reg_params[0].value, 0, 32, source->address);
1155 buf_set_u32(reg_params[1].value, 0, 32, address);
1156 buf_set_u32(reg_params[2].value, 0, 32, thisrun_count / bank->bus_width);
1158 buf_set_u32(reg_params[3].value, 0, 32, write_command_val);
1159 buf_set_u32(reg_params[5].value, 0, 32, busy_pattern_val);
1160 buf_set_u32(reg_params[6].value, 0, 32, error_pattern_val);
1162 LOG_INFO("Write 0x%04x bytes to flash at 0x%08x", thisrun_count, address );
1164 /* Execute algorithm, assume breakpoint for last instruction */
1165 retval = target->type->run_algorithm(target, 0, NULL, 7, reg_params,
1166 cfi_info->write_algorithm->address,
1167 cfi_info->write_algorithm->address + target_code_size - sizeof(u32),
1168 10000, /* 10s should be enough for max. 32k of data */
1171 /* On failure try a fall back to direct word writes */
1172 if (retval != ERROR_OK)
1174 cfi_intel_clear_status_register(bank);
1175 LOG_ERROR("Execution of flash algorythm failed. Can't fall back. Please report.");
1176 retval = ERROR_FLASH_OPERATION_FAILED;
1177 /* retval = ERROR_TARGET_RESOURCE_NOT_AVAILABLE; */
1178 /* FIXME To allow fall back or recovery, we must save the actual status
1179 somewhere, so that a higher level code can start recovery. */
1183 /* Check return value from algo code */
1184 wsm_error = buf_get_u32(reg_params[4].value, 0, 32) & error_pattern_val;
1187 /* read status register (outputs debug inforation) */
1188 cfi_intel_wait_status_busy(bank, 100);
1189 cfi_intel_clear_status_register(bank);
1190 retval = ERROR_FLASH_OPERATION_FAILED;
1194 buffer += thisrun_count;
1195 address += thisrun_count;
1196 count -= thisrun_count;
1199 /* free up resources */
1202 target_free_working_area(target, source);
1204 if (cfi_info->write_algorithm)
1206 target_free_working_area(target, cfi_info->write_algorithm);
1207 cfi_info->write_algorithm = NULL;
1210 destroy_reg_param(®_params[0]);
1211 destroy_reg_param(®_params[1]);
1212 destroy_reg_param(®_params[2]);
1213 destroy_reg_param(®_params[3]);
1214 destroy_reg_param(®_params[4]);
1215 destroy_reg_param(®_params[5]);
1216 destroy_reg_param(®_params[6]);
1221 int cfi_spansion_write_block(struct flash_bank_s *bank, u8 *buffer, u32 address, u32 count)
1223 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1224 cfi_spansion_pri_ext_t *pri_ext = cfi_info->pri_ext;
1225 target_t *target = bank->target;
1226 reg_param_t reg_params[10];
1227 armv4_5_algorithm_t armv4_5_info;
1228 working_area_t *source;
1229 u32 buffer_size = 32768;
1232 int exit_code = ERROR_OK;
1234 /* input parameters - */
1235 /* R0 = source address */
1236 /* R1 = destination address */
1237 /* R2 = number of writes */
1238 /* R3 = flash write command */
1239 /* R4 = constant to mask DQ7 bits (also used for Dq5 with shift) */
1240 /* output parameters - */
1241 /* R5 = 0x80 ok 0x00 bad */
1242 /* temp registers - */
1243 /* R6 = value read from flash to test status */
1244 /* R7 = holding register */
1245 /* unlock registers - */
1246 /* R8 = unlock1_addr */
1247 /* R9 = unlock1_cmd */
1248 /* R10 = unlock2_addr */
1249 /* R11 = unlock2_cmd */
1251 static const u32 word_32_code[] = {
1252 /* 00008100 <sp_32_code>: */
1253 0xe4905004, /* ldr r5, [r0], #4 */
1254 0xe5889000, /* str r9, [r8] */
1255 0xe58ab000, /* str r11, [r10] */
1256 0xe5883000, /* str r3, [r8] */
1257 0xe5815000, /* str r5, [r1] */
1258 0xe1a00000, /* nop */
1260 /* 00008110 <sp_32_busy>: */
1261 0xe5916000, /* ldr r6, [r1] */
1262 0xe0257006, /* eor r7, r5, r6 */
1263 0xe0147007, /* ands r7, r4, r7 */
1264 0x0a000007, /* beq 8140 <sp_32_cont> ; b if DQ7 == Data7 */
1265 0xe0166124, /* ands r6, r6, r4, lsr #2 */
1266 0x0afffff9, /* beq 8110 <sp_32_busy> ; b if DQ5 low */
1267 0xe5916000, /* ldr r6, [r1] */
1268 0xe0257006, /* eor r7, r5, r6 */
1269 0xe0147007, /* ands r7, r4, r7 */
1270 0x0a000001, /* beq 8140 <sp_32_cont> ; b if DQ7 == Data7 */
1271 0xe3a05000, /* mov r5, #0 ; 0x0 - return 0x00, error */
1272 0x1a000004, /* bne 8154 <sp_32_done> */
1274 /* 00008140 <sp_32_cont>: */
1275 0xe2522001, /* subs r2, r2, #1 ; 0x1 */
1276 0x03a05080, /* moveq r5, #128 ; 0x80 */
1277 0x0a000001, /* beq 8154 <sp_32_done> */
1278 0xe2811004, /* add r1, r1, #4 ; 0x4 */
1279 0xeaffffe8, /* b 8100 <sp_32_code> */
1281 /* 00008154 <sp_32_done>: */
1282 0xeafffffe /* b 8154 <sp_32_done> */
1285 static const u32 word_16_code[] = {
1286 /* 00008158 <sp_16_code>: */
1287 0xe0d050b2, /* ldrh r5, [r0], #2 */
1288 0xe1c890b0, /* strh r9, [r8] */
1289 0xe1cab0b0, /* strh r11, [r10] */
1290 0xe1c830b0, /* strh r3, [r8] */
1291 0xe1c150b0, /* strh r5, [r1] */
1292 0xe1a00000, /* nop (mov r0,r0) */
1294 /* 00008168 <sp_16_busy>: */
1295 0xe1d160b0, /* ldrh r6, [r1] */
1296 0xe0257006, /* eor r7, r5, r6 */
1297 0xe0147007, /* ands r7, r4, r7 */
1298 0x0a000007, /* beq 8198 <sp_16_cont> */
1299 0xe0166124, /* ands r6, r6, r4, lsr #2 */
1300 0x0afffff9, /* beq 8168 <sp_16_busy> */
1301 0xe1d160b0, /* ldrh r6, [r1] */
1302 0xe0257006, /* eor r7, r5, r6 */
1303 0xe0147007, /* ands r7, r4, r7 */
1304 0x0a000001, /* beq 8198 <sp_16_cont> */
1305 0xe3a05000, /* mov r5, #0 ; 0x0 */
1306 0x1a000004, /* bne 81ac <sp_16_done> */
1308 /* 00008198 <sp_16_cont>: */
1309 0xe2522001, /* subs r2, r2, #1 ; 0x1 */
1310 0x03a05080, /* moveq r5, #128 ; 0x80 */
1311 0x0a000001, /* beq 81ac <sp_16_done> */
1312 0xe2811002, /* add r1, r1, #2 ; 0x2 */
1313 0xeaffffe8, /* b 8158 <sp_16_code> */
1315 /* 000081ac <sp_16_done>: */
1316 0xeafffffe /* b 81ac <sp_16_done> */
1319 static const u32 word_8_code[] = {
1320 /* 000081b0 <sp_16_code_end>: */
1321 0xe4d05001, /* ldrb r5, [r0], #1 */
1322 0xe5c89000, /* strb r9, [r8] */
1323 0xe5cab000, /* strb r11, [r10] */
1324 0xe5c83000, /* strb r3, [r8] */
1325 0xe5c15000, /* strb r5, [r1] */
1326 0xe1a00000, /* nop (mov r0,r0) */
1328 /* 000081c0 <sp_8_busy>: */
1329 0xe5d16000, /* ldrb r6, [r1] */
1330 0xe0257006, /* eor r7, r5, r6 */
1331 0xe0147007, /* ands r7, r4, r7 */
1332 0x0a000007, /* beq 81f0 <sp_8_cont> */
1333 0xe0166124, /* ands r6, r6, r4, lsr #2 */
1334 0x0afffff9, /* beq 81c0 <sp_8_busy> */
1335 0xe5d16000, /* ldrb r6, [r1] */
1336 0xe0257006, /* eor r7, r5, r6 */
1337 0xe0147007, /* ands r7, r4, r7 */
1338 0x0a000001, /* beq 81f0 <sp_8_cont> */
1339 0xe3a05000, /* mov r5, #0 ; 0x0 */
1340 0x1a000004, /* bne 8204 <sp_8_done> */
1342 /* 000081f0 <sp_8_cont>: */
1343 0xe2522001, /* subs r2, r2, #1 ; 0x1 */
1344 0x03a05080, /* moveq r5, #128 ; 0x80 */
1345 0x0a000001, /* beq 8204 <sp_8_done> */
1346 0xe2811001, /* add r1, r1, #1 ; 0x1 */
1347 0xeaffffe8, /* b 81b0 <sp_16_code_end> */
1349 /* 00008204 <sp_8_done>: */
1350 0xeafffffe /* b 8204 <sp_8_done> */
1353 armv4_5_info.common_magic = ARMV4_5_COMMON_MAGIC;
1354 armv4_5_info.core_mode = ARMV4_5_MODE_SVC;
1355 armv4_5_info.core_state = ARMV4_5_STATE_ARM;
1357 /* flash write code */
1358 if (!cfi_info->write_algorithm)
1361 int target_code_size;
1364 /* convert bus-width dependent algorithm code to correct endiannes */
1365 switch (bank->bus_width)
1369 target_code_size = sizeof(word_8_code);
1373 target_code_size = sizeof(word_16_code);
1377 target_code_size = sizeof(word_32_code);
1380 LOG_ERROR("Unsupported bank buswidth %d, can't do block memory writes", bank->bus_width);
1381 return ERROR_FLASH_OPERATION_FAILED;
1383 target_code = malloc(target_code_size);
1384 cfi_fix_code_endian(target, target_code, src, target_code_size / 4);
1386 /* allocate working area */
1387 retval=target_alloc_working_area(target, target_code_size,
1388 &cfi_info->write_algorithm);
1389 if (retval != ERROR_OK)
1392 /* write algorithm code to working area */
1393 target_write_buffer(target, cfi_info->write_algorithm->address,
1394 target_code_size, target_code);
1398 /* the following code still assumes target code is fixed 24*4 bytes */
1400 while (target_alloc_working_area(target, buffer_size, &source) != ERROR_OK)
1403 if (buffer_size <= 256)
1405 /* if we already allocated the writing code, but failed to get a buffer, free the algorithm */
1406 if (cfi_info->write_algorithm)
1407 target_free_working_area(target, cfi_info->write_algorithm);
1409 LOG_WARNING("not enough working area available, can't do block memory writes");
1410 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1414 init_reg_param(®_params[0], "r0", 32, PARAM_OUT);
1415 init_reg_param(®_params[1], "r1", 32, PARAM_OUT);
1416 init_reg_param(®_params[2], "r2", 32, PARAM_OUT);
1417 init_reg_param(®_params[3], "r3", 32, PARAM_OUT);
1418 init_reg_param(®_params[4], "r4", 32, PARAM_OUT);
1419 init_reg_param(®_params[5], "r5", 32, PARAM_IN);
1420 init_reg_param(®_params[6], "r8", 32, PARAM_OUT);
1421 init_reg_param(®_params[7], "r9", 32, PARAM_OUT);
1422 init_reg_param(®_params[8], "r10", 32, PARAM_OUT);
1423 init_reg_param(®_params[9], "r11", 32, PARAM_OUT);
1427 u32 thisrun_count = (count > buffer_size) ? buffer_size : count;
1429 target_write_buffer(target, source->address, thisrun_count, buffer);
1431 buf_set_u32(reg_params[0].value, 0, 32, source->address);
1432 buf_set_u32(reg_params[1].value, 0, 32, address);
1433 buf_set_u32(reg_params[2].value, 0, 32, thisrun_count / bank->bus_width);
1434 buf_set_u32(reg_params[3].value, 0, 32, cfi_command_val(bank, 0xA0));
1435 buf_set_u32(reg_params[4].value, 0, 32, cfi_command_val(bank, 0x80));
1436 buf_set_u32(reg_params[6].value, 0, 32, flash_address(bank, 0, pri_ext->_unlock1));
1437 buf_set_u32(reg_params[7].value, 0, 32, 0xaaaaaaaa);
1438 buf_set_u32(reg_params[8].value, 0, 32, flash_address(bank, 0, pri_ext->_unlock2));
1439 buf_set_u32(reg_params[9].value, 0, 32, 0x55555555);
1441 retval = target->type->run_algorithm(target, 0, NULL, 10, reg_params,
1442 cfi_info->write_algorithm->address,
1443 cfi_info->write_algorithm->address + ((24 * 4) - 4),
1444 10000, &armv4_5_info);
1446 status = buf_get_u32(reg_params[5].value, 0, 32);
1448 if ((retval != ERROR_OK) || status != 0x80)
1450 LOG_DEBUG("status: 0x%x", status);
1451 exit_code = ERROR_FLASH_OPERATION_FAILED;
1455 buffer += thisrun_count;
1456 address += thisrun_count;
1457 count -= thisrun_count;
1460 target_free_working_area(target, source);
1462 destroy_reg_param(®_params[0]);
1463 destroy_reg_param(®_params[1]);
1464 destroy_reg_param(®_params[2]);
1465 destroy_reg_param(®_params[3]);
1466 destroy_reg_param(®_params[4]);
1467 destroy_reg_param(®_params[5]);
1468 destroy_reg_param(®_params[6]);
1469 destroy_reg_param(®_params[7]);
1470 destroy_reg_param(®_params[8]);
1471 destroy_reg_param(®_params[9]);
1476 int cfi_intel_write_word(struct flash_bank_s *bank, u8 *word, u32 address)
1478 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1479 target_t *target = bank->target;
1482 cfi_intel_clear_status_register(bank);
1483 cfi_command(bank, 0x40, command);
1484 target->type->write_memory(target, address, bank->bus_width, 1, command);
1486 target->type->write_memory(target, address, bank->bus_width, 1, word);
1488 if (cfi_intel_wait_status_busy(bank, 1000 * (1 << cfi_info->word_write_timeout_max)) != 0x80)
1490 cfi_command(bank, 0xff, command);
1491 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
1493 LOG_ERROR("couldn't write word at base 0x%x, address %x", bank->base, address);
1494 return ERROR_FLASH_OPERATION_FAILED;
1500 int cfi_intel_write_words(struct flash_bank_s *bank, u8 *word, u32 wordcount, u32 address)
1502 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1503 target_t *target = bank->target;
1506 /* Calculate buffer size and boundary mask */
1507 u32 buffersize = 1UL << cfi_info->max_buf_write_size;
1508 u32 buffermask = buffersize-1;
1511 /* Check for valid range */
1512 if (address & buffermask)
1514 LOG_ERROR("Write address at base 0x%x, address %x not aligned to 2^%d boundary", bank->base, address, cfi_info->max_buf_write_size);
1515 return ERROR_FLASH_OPERATION_FAILED;
1517 switch(bank->chip_width)
1519 case 4 : bufferwsize = buffersize / 4; break;
1520 case 2 : bufferwsize = buffersize / 2; break;
1521 case 1 : bufferwsize = buffersize; break;
1523 LOG_ERROR("Unsupported chip width %d", bank->chip_width);
1524 return ERROR_FLASH_OPERATION_FAILED;
1527 /* Check for valid size */
1528 if (wordcount > bufferwsize)
1530 LOG_ERROR("Number of data words %d exceeds available buffersize %d", wordcount, buffersize);
1531 return ERROR_FLASH_OPERATION_FAILED;
1534 /* Write to flash buffer */
1535 cfi_intel_clear_status_register(bank);
1537 /* Initiate buffer operation _*/
1538 cfi_command(bank, 0xE8, command);
1539 target->type->write_memory(target, address, bank->bus_width, 1, command);
1540 if (cfi_intel_wait_status_busy(bank, 1000 * (1 << cfi_info->buf_write_timeout_max)) != 0x80)
1542 cfi_command(bank, 0xff, command);
1543 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
1545 LOG_ERROR("couldn't start buffer write operation at base 0x%x, address %x", bank->base, address);
1546 return ERROR_FLASH_OPERATION_FAILED;
1549 /* Write buffer wordcount-1 and data words */
1550 cfi_command(bank, bufferwsize-1, command);
1551 target->type->write_memory(target, address, bank->bus_width, 1, command);
1553 target->type->write_memory(target, address, bank->bus_width, bufferwsize, word);
1555 /* Commit write operation */
1556 cfi_command(bank, 0xd0, command);
1557 target->type->write_memory(target, address, bank->bus_width, 1, command);
1558 if (cfi_intel_wait_status_busy(bank, 1000 * (1 << cfi_info->buf_write_timeout_max)) != 0x80)
1560 cfi_command(bank, 0xff, command);
1561 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
1563 LOG_ERROR("Buffer write at base 0x%x, address %x failed.", bank->base, address);
1564 return ERROR_FLASH_OPERATION_FAILED;
1570 int cfi_spansion_write_word(struct flash_bank_s *bank, u8 *word, u32 address)
1572 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1573 cfi_spansion_pri_ext_t *pri_ext = cfi_info->pri_ext;
1574 target_t *target = bank->target;
1577 cfi_command(bank, 0xaa, command);
1578 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock1), bank->bus_width, 1, command);
1580 cfi_command(bank, 0x55, command);
1581 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock2), bank->bus_width, 1, command);
1583 cfi_command(bank, 0xa0, command);
1584 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock1), bank->bus_width, 1, command);
1586 target->type->write_memory(target, address, bank->bus_width, 1, word);
1588 if (cfi_spansion_wait_status_busy(bank, 1000 * (1 << cfi_info->word_write_timeout_max)) != ERROR_OK)
1590 cfi_command(bank, 0xf0, command);
1591 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
1593 LOG_ERROR("couldn't write word at base 0x%x, address %x", bank->base, address);
1594 return ERROR_FLASH_OPERATION_FAILED;
1600 int cfi_spansion_write_words(struct flash_bank_s *bank, u8 *word, u32 wordcount, u32 address)
1602 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1603 target_t *target = bank->target;
1605 cfi_spansion_pri_ext_t *pri_ext = cfi_info->pri_ext;
1607 /* Calculate buffer size and boundary mask */
1608 u32 buffersize = 1UL << cfi_info->max_buf_write_size;
1609 u32 buffermask = buffersize-1;
1612 /* Check for valid range */
1613 if (address & buffermask)
1615 LOG_ERROR("Write address at base 0x%x, address %x not aligned to 2^%d boundary", bank->base, address, cfi_info->max_buf_write_size);
1616 return ERROR_FLASH_OPERATION_FAILED;
1618 switch(bank->chip_width)
1620 case 4 : bufferwsize = buffersize / 4; break;
1621 case 2 : bufferwsize = buffersize / 2; break;
1622 case 1 : bufferwsize = buffersize; break;
1624 LOG_ERROR("Unsupported chip width %d", bank->chip_width);
1625 return ERROR_FLASH_OPERATION_FAILED;
1628 /* Check for valid size */
1629 if (wordcount > bufferwsize)
1631 LOG_ERROR("Number of data words %d exceeds available buffersize %d", wordcount, buffersize);
1632 return ERROR_FLASH_OPERATION_FAILED;
1636 cfi_command(bank, 0xaa, command);
1637 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock1), bank->bus_width, 1, command);
1639 cfi_command(bank, 0x55, command);
1640 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock2), bank->bus_width, 1, command);
1642 // Buffer load command
1643 cfi_command(bank, 0x25, command);
1644 target->type->write_memory(target, address, bank->bus_width, 1, command);
1646 /* Write buffer wordcount-1 and data words */
1647 cfi_command(bank, bufferwsize-1, command);
1648 target->type->write_memory(target, address, bank->bus_width, 1, command);
1650 target->type->write_memory(target, address, bank->bus_width, bufferwsize, word);
1652 /* Commit write operation */
1653 cfi_command(bank, 0x29, command);
1654 target->type->write_memory(target, address, bank->bus_width, 1, command);
1656 if (cfi_spansion_wait_status_busy(bank, 1000 * (1 << cfi_info->word_write_timeout_max)) != ERROR_OK)
1658 cfi_command(bank, 0xf0, command);
1659 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
1661 LOG_ERROR("couldn't write block at base 0x%x, address %x, size %x", bank->base, address, bufferwsize);
1662 return ERROR_FLASH_OPERATION_FAILED;
1668 int cfi_write_word(struct flash_bank_s *bank, u8 *word, u32 address)
1670 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1672 switch(cfi_info->pri_id)
1676 return cfi_intel_write_word(bank, word, address);
1679 return cfi_spansion_write_word(bank, word, address);
1682 LOG_ERROR("cfi primary command set %i unsupported", cfi_info->pri_id);
1686 return ERROR_FLASH_OPERATION_FAILED;
1689 int cfi_write_words(struct flash_bank_s *bank, u8 *word, u32 wordcount, u32 address)
1691 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1693 switch(cfi_info->pri_id)
1697 return cfi_intel_write_words(bank, word, wordcount, address);
1700 return cfi_spansion_write_words(bank, word, wordcount, address);
1703 LOG_ERROR("cfi primary command set %i unsupported", cfi_info->pri_id);
1707 return ERROR_FLASH_OPERATION_FAILED;
1710 int cfi_write(struct flash_bank_s *bank, u8 *buffer, u32 offset, u32 count)
1712 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1713 target_t *target = bank->target;
1714 u32 address = bank->base + offset; /* address of first byte to be programmed */
1715 u32 write_p, copy_p;
1716 int align; /* number of unaligned bytes */
1717 int blk_count; /* number of bus_width bytes for block copy */
1718 u8 current_word[CFI_MAX_BUS_WIDTH * 4]; /* word (bus_width size) currently being programmed */
1722 if (bank->target->state != TARGET_HALTED)
1724 LOG_ERROR("Target not halted");
1725 return ERROR_TARGET_NOT_HALTED;
1728 if (offset + count > bank->size)
1729 return ERROR_FLASH_DST_OUT_OF_BANK;
1731 if (cfi_info->qry[0] != 'Q')
1732 return ERROR_FLASH_BANK_NOT_PROBED;
1734 /* start at the first byte of the first word (bus_width size) */
1735 write_p = address & ~(bank->bus_width - 1);
1736 if ((align = address - write_p) != 0)
1738 LOG_INFO("Fixup %d unaligned head bytes", align );
1740 for (i = 0; i < bank->bus_width; i++)
1741 current_word[i] = 0;
1744 /* copy bytes before the first write address */
1745 for (i = 0; i < align; ++i, ++copy_p)
1748 target->type->read_memory(target, copy_p, 1, 1, &byte);
1749 cfi_add_byte(bank, current_word, byte);
1752 /* add bytes from the buffer */
1753 for (; (i < bank->bus_width) && (count > 0); i++)
1755 cfi_add_byte(bank, current_word, *buffer++);
1760 /* if the buffer is already finished, copy bytes after the last write address */
1761 for (; (count == 0) && (i < bank->bus_width); ++i, ++copy_p)
1764 target->type->read_memory(target, copy_p, 1, 1, &byte);
1765 cfi_add_byte(bank, current_word, byte);
1768 retval = cfi_write_word(bank, current_word, write_p);
1769 if (retval != ERROR_OK)
1774 /* handle blocks of bus_size aligned bytes */
1775 blk_count = count & ~(bank->bus_width - 1); /* round down, leave tail bytes */
1776 switch(cfi_info->pri_id)
1778 /* try block writes (fails without working area) */
1781 retval = cfi_intel_write_block(bank, buffer, write_p, blk_count);
1784 retval = cfi_spansion_write_block(bank, buffer, write_p, blk_count);
1787 LOG_ERROR("cfi primary command set %i unsupported", cfi_info->pri_id);
1788 retval = ERROR_FLASH_OPERATION_FAILED;
1791 if (retval == ERROR_OK)
1793 /* Increment pointers and decrease count on succesful block write */
1794 buffer += blk_count;
1795 write_p += blk_count;
1800 if (retval == ERROR_TARGET_RESOURCE_NOT_AVAILABLE)
1802 u32 buffersize = 1UL << cfi_info->max_buf_write_size;
1803 u32 buffermask = buffersize-1;
1806 switch(bank->chip_width)
1808 case 4 : bufferwsize = buffersize / 4; break;
1809 case 2 : bufferwsize = buffersize / 2; break;
1810 case 1 : bufferwsize = buffersize; break;
1812 LOG_ERROR("Unsupported chip width %d", bank->chip_width);
1813 return ERROR_FLASH_OPERATION_FAILED;
1816 /* fall back to memory writes */
1817 while (count >= bank->bus_width)
1820 if ((write_p & 0xff) == 0)
1822 LOG_INFO("Programming at %08x, count %08x bytes remaining", write_p, count);
1825 if ((bufferwsize > 0) && (count >= buffersize) && !(write_p & buffermask))
1827 retval = cfi_write_words(bank, buffer, bufferwsize, write_p);
1828 if (retval == ERROR_OK)
1830 buffer += buffersize;
1831 write_p += buffersize;
1832 count -= buffersize;
1836 /* try the slow way? */
1839 for (i = 0; i < bank->bus_width; i++)
1840 current_word[i] = 0;
1842 for (i = 0; i < bank->bus_width; i++)
1844 cfi_add_byte(bank, current_word, *buffer++);
1847 retval = cfi_write_word(bank, current_word, write_p);
1848 if (retval != ERROR_OK)
1851 write_p += bank->bus_width;
1852 count -= bank->bus_width;
1860 /* return to read array mode, so we can read from flash again for padding */
1861 cfi_command(bank, 0xf0, current_word);
1862 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, current_word);
1863 cfi_command(bank, 0xff, current_word);
1864 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, current_word);
1866 /* handle unaligned tail bytes */
1869 LOG_INFO("Fixup %d unaligned tail bytes", count );
1872 for (i = 0; i < bank->bus_width; i++)
1873 current_word[i] = 0;
1875 for (i = 0; (i < bank->bus_width) && (count > 0); ++i, ++copy_p)
1877 cfi_add_byte(bank, current_word, *buffer++);
1880 for (; i < bank->bus_width; ++i, ++copy_p)
1883 target->type->read_memory(target, copy_p, 1, 1, &byte);
1884 cfi_add_byte(bank, current_word, byte);
1886 retval = cfi_write_word(bank, current_word, write_p);
1887 if (retval != ERROR_OK)
1891 /* return to read array mode */
1892 cfi_command(bank, 0xf0, current_word);
1893 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, current_word);
1894 cfi_command(bank, 0xff, current_word);
1895 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, current_word);
1900 void cfi_fixup_atmel_reversed_erase_regions(flash_bank_t *bank, void *param)
1902 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1903 cfi_spansion_pri_ext_t *pri_ext = cfi_info->pri_ext;
1905 pri_ext->_reversed_geometry = 1;
1908 void cfi_fixup_0002_erase_regions(flash_bank_t *bank, void *param)
1911 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1912 cfi_spansion_pri_ext_t *pri_ext = cfi_info->pri_ext;
1914 if ((pri_ext->_reversed_geometry) || (pri_ext->TopBottom == 3))
1916 LOG_DEBUG("swapping reversed erase region information on cmdset 0002 device");
1918 for (i = 0; i < cfi_info->num_erase_regions / 2; i++)
1920 int j = (cfi_info->num_erase_regions - 1) - i;
1923 swap = cfi_info->erase_region_info[i];
1924 cfi_info->erase_region_info[i] = cfi_info->erase_region_info[j];
1925 cfi_info->erase_region_info[j] = swap;
1930 void cfi_fixup_0002_unlock_addresses(flash_bank_t *bank, void *param)
1932 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1933 cfi_spansion_pri_ext_t *pri_ext = cfi_info->pri_ext;
1934 cfi_unlock_addresses_t *unlock_addresses = param;
1936 pri_ext->_unlock1 = unlock_addresses->unlock1;
1937 pri_ext->_unlock2 = unlock_addresses->unlock2;
1940 int cfi_probe(struct flash_bank_s *bank)
1942 cfi_flash_bank_t *cfi_info = bank->driver_priv;
1943 target_t *target = bank->target;
1945 int num_sectors = 0;
1949 u32 unlock1 = 0x555;
1950 u32 unlock2 = 0x2aa;
1952 if (bank->target->state != TARGET_HALTED)
1954 LOG_ERROR("Target not halted");
1955 return ERROR_TARGET_NOT_HALTED;
1958 cfi_info->probed = 0;
1960 /* JEDEC standard JESD21C uses 0x5555 and 0x2aaa as unlock addresses,
1961 * while CFI compatible AMD/Spansion flashes use 0x555 and 0x2aa
1963 if (cfi_info->jedec_probe)
1969 /* switch to read identifier codes mode ("AUTOSELECT") */
1970 cfi_command(bank, 0xaa, command);
1971 target->type->write_memory(target, flash_address(bank, 0, unlock1), bank->bus_width, 1, command);
1972 cfi_command(bank, 0x55, command);
1973 target->type->write_memory(target, flash_address(bank, 0, unlock2), bank->bus_width, 1, command);
1974 cfi_command(bank, 0x90, command);
1975 target->type->write_memory(target, flash_address(bank, 0, unlock1), bank->bus_width, 1, command);
1977 if (bank->chip_width == 1)
1979 u8 manufacturer, device_id;
1980 target_read_u8(target, bank->base + 0x0, &manufacturer);
1981 target_read_u8(target, bank->base + 0x1, &device_id);
1982 cfi_info->manufacturer = manufacturer;
1983 cfi_info->device_id = device_id;
1985 else if (bank->chip_width == 2)
1987 target_read_u16(target, bank->base + 0x0, &cfi_info->manufacturer);
1988 target_read_u16(target, bank->base + 0x2, &cfi_info->device_id);
1991 /* switch back to read array mode */
1992 cfi_command(bank, 0xf0, command);
1993 target->type->write_memory(target, flash_address(bank, 0, 0x00), bank->bus_width, 1, command);
1994 cfi_command(bank, 0xff, command);
1995 target->type->write_memory(target, flash_address(bank, 0, 0x00), bank->bus_width, 1, command);
1997 cfi_fixup(bank, cfi_jedec_fixups);
1999 /* query only if this is a CFI compatible flash,
2000 * otherwise the relevant info has already been filled in
2002 if (cfi_info->not_cfi == 0)
2004 /* enter CFI query mode
2005 * according to JEDEC Standard No. 68.01,
2006 * a single bus sequence with address = 0x55, data = 0x98 should put
2007 * the device into CFI query mode.
2009 * SST flashes clearly violate this, and we will consider them incompatbile for now
2011 cfi_command(bank, 0x98, command);
2012 target->type->write_memory(target, flash_address(bank, 0, 0x55), bank->bus_width, 1, command);
2014 cfi_info->qry[0] = cfi_query_u8(bank, 0, 0x10);
2015 cfi_info->qry[1] = cfi_query_u8(bank, 0, 0x11);
2016 cfi_info->qry[2] = cfi_query_u8(bank, 0, 0x12);
2018 LOG_DEBUG("CFI qry returned: 0x%2.2x 0x%2.2x 0x%2.2x", cfi_info->qry[0], cfi_info->qry[1], cfi_info->qry[2]);
2020 if ((cfi_info->qry[0] != 'Q') || (cfi_info->qry[1] != 'R') || (cfi_info->qry[2] != 'Y'))
2022 cfi_command(bank, 0xf0, command);
2023 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
2024 cfi_command(bank, 0xff, command);
2025 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
2026 LOG_ERROR("Could not probe bank");
2027 return ERROR_FLASH_BANK_INVALID;
2030 cfi_info->pri_id = cfi_query_u16(bank, 0, 0x13);
2031 cfi_info->pri_addr = cfi_query_u16(bank, 0, 0x15);
2032 cfi_info->alt_id = cfi_query_u16(bank, 0, 0x17);
2033 cfi_info->alt_addr = cfi_query_u16(bank, 0, 0x19);
2035 LOG_DEBUG("qry: '%c%c%c', pri_id: 0x%4.4x, pri_addr: 0x%4.4x, alt_id: 0x%4.4x, alt_addr: 0x%4.4x", cfi_info->qry[0], cfi_info->qry[1], cfi_info->qry[2], cfi_info->pri_id, cfi_info->pri_addr, cfi_info->alt_id, cfi_info->alt_addr);
2037 cfi_info->vcc_min = cfi_query_u8(bank, 0, 0x1b);
2038 cfi_info->vcc_max = cfi_query_u8(bank, 0, 0x1c);
2039 cfi_info->vpp_min = cfi_query_u8(bank, 0, 0x1d);
2040 cfi_info->vpp_max = cfi_query_u8(bank, 0, 0x1e);
2041 cfi_info->word_write_timeout_typ = cfi_query_u8(bank, 0, 0x1f);
2042 cfi_info->buf_write_timeout_typ = cfi_query_u8(bank, 0, 0x20);
2043 cfi_info->block_erase_timeout_typ = cfi_query_u8(bank, 0, 0x21);
2044 cfi_info->chip_erase_timeout_typ = cfi_query_u8(bank, 0, 0x22);
2045 cfi_info->word_write_timeout_max = cfi_query_u8(bank, 0, 0x23);
2046 cfi_info->buf_write_timeout_max = cfi_query_u8(bank, 0, 0x24);
2047 cfi_info->block_erase_timeout_max = cfi_query_u8(bank, 0, 0x25);
2048 cfi_info->chip_erase_timeout_max = cfi_query_u8(bank, 0, 0x26);
2050 LOG_DEBUG("Vcc min: %1.1x.%1.1x, Vcc max: %1.1x.%1.1x, Vpp min: %1.1x.%1.1x, Vpp max: %1.1x.%1.1x",
2051 (cfi_info->vcc_min & 0xf0) >> 4, cfi_info->vcc_min & 0x0f,
2052 (cfi_info->vcc_max & 0xf0) >> 4, cfi_info->vcc_max & 0x0f,
2053 (cfi_info->vpp_min & 0xf0) >> 4, cfi_info->vpp_min & 0x0f,
2054 (cfi_info->vpp_max & 0xf0) >> 4, cfi_info->vpp_max & 0x0f);
2055 LOG_DEBUG("typ. word write timeout: %u, typ. buf write timeout: %u, typ. block erase timeout: %u, typ. chip erase timeout: %u", 1 << cfi_info->word_write_timeout_typ, 1 << cfi_info->buf_write_timeout_typ,
2056 1 << cfi_info->block_erase_timeout_typ, 1 << cfi_info->chip_erase_timeout_typ);
2057 LOG_DEBUG("max. word write timeout: %u, max. buf write timeout: %u, max. block erase timeout: %u, max. chip erase timeout: %u", (1 << cfi_info->word_write_timeout_max) * (1 << cfi_info->word_write_timeout_typ),
2058 (1 << cfi_info->buf_write_timeout_max) * (1 << cfi_info->buf_write_timeout_typ),
2059 (1 << cfi_info->block_erase_timeout_max) * (1 << cfi_info->block_erase_timeout_typ),
2060 (1 << cfi_info->chip_erase_timeout_max) * (1 << cfi_info->chip_erase_timeout_typ));
2062 cfi_info->dev_size = cfi_query_u8(bank, 0, 0x27);
2063 cfi_info->interface_desc = cfi_query_u16(bank, 0, 0x28);
2064 cfi_info->max_buf_write_size = cfi_query_u16(bank, 0, 0x2a);
2065 cfi_info->num_erase_regions = cfi_query_u8(bank, 0, 0x2c);
2067 LOG_DEBUG("size: 0x%x, interface desc: %i, max buffer write size: %x", 1 << cfi_info->dev_size, cfi_info->interface_desc, (1 << cfi_info->max_buf_write_size));
2069 if (((1 << cfi_info->dev_size) * bank->bus_width / bank->chip_width) != bank->size)
2071 LOG_WARNING("configuration specifies 0x%x size, but a 0x%x size flash was found", bank->size, 1 << cfi_info->dev_size);
2074 if (cfi_info->num_erase_regions)
2076 cfi_info->erase_region_info = malloc(4 * cfi_info->num_erase_regions);
2077 for (i = 0; i < cfi_info->num_erase_regions; i++)
2079 cfi_info->erase_region_info[i] = cfi_query_u32(bank, 0, 0x2d + (4 * i));
2080 LOG_DEBUG("erase region[%i]: %i blocks of size 0x%x", i, (cfi_info->erase_region_info[i] & 0xffff) + 1, (cfi_info->erase_region_info[i] >> 16) * 256);
2085 cfi_info->erase_region_info = NULL;
2088 /* We need to read the primary algorithm extended query table before calculating
2089 * the sector layout to be able to apply fixups
2091 switch(cfi_info->pri_id)
2093 /* Intel command set (standard and extended) */
2096 cfi_read_intel_pri_ext(bank);
2098 /* AMD/Spansion, Atmel, ... command set */
2100 cfi_read_0002_pri_ext(bank);
2103 LOG_ERROR("cfi primary command set %i unsupported", cfi_info->pri_id);
2107 /* return to read array mode
2108 * we use both reset commands, as some Intel flashes fail to recognize the 0xF0 command
2110 cfi_command(bank, 0xf0, command);
2111 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
2112 cfi_command(bank, 0xff, command);
2113 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
2116 /* apply fixups depending on the primary command set */
2117 switch(cfi_info->pri_id)
2119 /* Intel command set (standard and extended) */
2122 cfi_fixup(bank, cfi_0001_fixups);
2124 /* AMD/Spansion, Atmel, ... command set */
2126 cfi_fixup(bank, cfi_0002_fixups);
2129 LOG_ERROR("cfi primary command set %i unsupported", cfi_info->pri_id);
2133 if (cfi_info->num_erase_regions == 0)
2135 /* a device might have only one erase block, spanning the whole device */
2136 bank->num_sectors = 1;
2137 bank->sectors = malloc(sizeof(flash_sector_t));
2139 bank->sectors[sector].offset = 0x0;
2140 bank->sectors[sector].size = bank->size;
2141 bank->sectors[sector].is_erased = -1;
2142 bank->sectors[sector].is_protected = -1;
2146 for (i = 0; i < cfi_info->num_erase_regions; i++)
2148 num_sectors += (cfi_info->erase_region_info[i] & 0xffff) + 1;
2151 bank->num_sectors = num_sectors;
2152 bank->sectors = malloc(sizeof(flash_sector_t) * num_sectors);
2154 for (i = 0; i < cfi_info->num_erase_regions; i++)
2157 for (j = 0; j < (cfi_info->erase_region_info[i] & 0xffff) + 1; j++)
2159 bank->sectors[sector].offset = offset;
2160 bank->sectors[sector].size = ((cfi_info->erase_region_info[i] >> 16) * 256) * bank->bus_width / bank->chip_width;
2161 offset += bank->sectors[sector].size;
2162 bank->sectors[sector].is_erased = -1;
2163 bank->sectors[sector].is_protected = -1;
2169 cfi_info->probed = 1;
2174 int cfi_auto_probe(struct flash_bank_s *bank)
2176 cfi_flash_bank_t *cfi_info = bank->driver_priv;
2177 if (cfi_info->probed)
2179 return cfi_probe(bank);
2183 int cfi_intel_protect_check(struct flash_bank_s *bank)
2185 cfi_flash_bank_t *cfi_info = bank->driver_priv;
2186 cfi_intel_pri_ext_t *pri_ext = cfi_info->pri_ext;
2187 target_t *target = bank->target;
2188 u8 command[CFI_MAX_BUS_WIDTH];
2191 /* check if block lock bits are supported on this device */
2192 if (!(pri_ext->blk_status_reg_mask & 0x1))
2193 return ERROR_FLASH_OPERATION_FAILED;
2195 cfi_command(bank, 0x90, command);
2196 target->type->write_memory(target, flash_address(bank, 0, 0x55), bank->bus_width, 1, command);
2198 for (i = 0; i < bank->num_sectors; i++)
2200 u8 block_status = cfi_get_u8(bank, i, 0x2);
2202 if (block_status & 1)
2203 bank->sectors[i].is_protected = 1;
2205 bank->sectors[i].is_protected = 0;
2208 cfi_command(bank, 0xff, command);
2209 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
2214 int cfi_spansion_protect_check(struct flash_bank_s *bank)
2216 cfi_flash_bank_t *cfi_info = bank->driver_priv;
2217 cfi_spansion_pri_ext_t *pri_ext = cfi_info->pri_ext;
2218 target_t *target = bank->target;
2222 cfi_command(bank, 0xaa, command);
2223 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock1), bank->bus_width, 1, command);
2225 cfi_command(bank, 0x55, command);
2226 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock2), bank->bus_width, 1, command);
2228 cfi_command(bank, 0x90, command);
2229 target->type->write_memory(target, flash_address(bank, 0, pri_ext->_unlock1), bank->bus_width, 1, command);
2231 for (i = 0; i < bank->num_sectors; i++)
2233 u8 block_status = cfi_get_u8(bank, i, 0x2);
2235 if (block_status & 1)
2236 bank->sectors[i].is_protected = 1;
2238 bank->sectors[i].is_protected = 0;
2241 cfi_command(bank, 0xf0, command);
2242 target->type->write_memory(target, flash_address(bank, 0, 0x0), bank->bus_width, 1, command);
2247 int cfi_protect_check(struct flash_bank_s *bank)
2249 cfi_flash_bank_t *cfi_info = bank->driver_priv;
2251 if (bank->target->state != TARGET_HALTED)
2253 LOG_ERROR("Target not halted");
2254 return ERROR_TARGET_NOT_HALTED;
2257 if (cfi_info->qry[0] != 'Q')
2258 return ERROR_FLASH_BANK_NOT_PROBED;
2260 switch(cfi_info->pri_id)
2264 return cfi_intel_protect_check(bank);
2267 return cfi_spansion_protect_check(bank);
2270 LOG_ERROR("cfi primary command set %i unsupported", cfi_info->pri_id);
2277 int cfi_info(struct flash_bank_s *bank, char *buf, int buf_size)
2280 cfi_flash_bank_t *cfi_info = bank->driver_priv;
2282 if (cfi_info->qry[0] == (char)-1)
2284 printed = snprintf(buf, buf_size, "\ncfi flash bank not probed yet\n");
2288 if (cfi_info->not_cfi == 0)
2289 printed = snprintf(buf, buf_size, "\ncfi information:\n");
2291 printed = snprintf(buf, buf_size, "\nnon-cfi flash:\n");
2293 buf_size -= printed;
2295 printed = snprintf(buf, buf_size, "\nmfr: 0x%4.4x, id:0x%4.4x\n",
2296 cfi_info->manufacturer, cfi_info->device_id);
2298 buf_size -= printed;
2300 if (cfi_info->not_cfi == 0)
2302 printed = snprintf(buf, buf_size, "qry: '%c%c%c', pri_id: 0x%4.4x, pri_addr: 0x%4.4x, alt_id: 0x%4.4x, alt_addr: 0x%4.4x\n", cfi_info->qry[0], cfi_info->qry[1], cfi_info->qry[2], cfi_info->pri_id, cfi_info->pri_addr, cfi_info->alt_id, cfi_info->alt_addr);
2304 buf_size -= printed;
2306 printed = snprintf(buf, buf_size, "Vcc min: %1.1x.%1.1x, Vcc max: %1.1x.%1.1x, Vpp min: %1.1x.%1.1x, Vpp max: %1.1x.%1.1x\n",
2307 (cfi_info->vcc_min & 0xf0) >> 4, cfi_info->vcc_min & 0x0f,
2308 (cfi_info->vcc_max & 0xf0) >> 4, cfi_info->vcc_max & 0x0f,
2309 (cfi_info->vpp_min & 0xf0) >> 4, cfi_info->vpp_min & 0x0f,
2310 (cfi_info->vpp_max & 0xf0) >> 4, cfi_info->vpp_max & 0x0f);
2312 buf_size -= printed;
2314 printed = snprintf(buf, buf_size, "typ. word write timeout: %u, typ. buf write timeout: %u, typ. block erase timeout: %u, typ. chip erase timeout: %u\n",
2315 1 << cfi_info->word_write_timeout_typ,
2316 1 << cfi_info->buf_write_timeout_typ,
2317 1 << cfi_info->block_erase_timeout_typ,
2318 1 << cfi_info->chip_erase_timeout_typ);
2320 buf_size -= printed;
2322 printed = snprintf(buf, buf_size, "max. word write timeout: %u, max. buf write timeout: %u, max. block erase timeout: %u, max. chip erase timeout: %u\n",
2323 (1 << cfi_info->word_write_timeout_max) * (1 << cfi_info->word_write_timeout_typ),
2324 (1 << cfi_info->buf_write_timeout_max) * (1 << cfi_info->buf_write_timeout_typ),
2325 (1 << cfi_info->block_erase_timeout_max) * (1 << cfi_info->block_erase_timeout_typ),
2326 (1 << cfi_info->chip_erase_timeout_max) * (1 << cfi_info->chip_erase_timeout_typ));
2328 buf_size -= printed;
2330 printed = snprintf(buf, buf_size, "size: 0x%x, interface desc: %i, max buffer write size: %x\n",
2331 1 << cfi_info->dev_size,
2332 cfi_info->interface_desc,
2333 1 << cfi_info->max_buf_write_size);
2335 buf_size -= printed;
2337 switch(cfi_info->pri_id)
2341 cfi_intel_info(bank, buf, buf_size);
2344 cfi_spansion_info(bank, buf, buf_size);
2347 LOG_ERROR("cfi primary command set %i unsupported", cfi_info->pri_id);