1 /***************************************************************************
2 * Copyright (C) 2008 digenius technology GmbH. *
4 * Copyright (C) 2008 Oyvind Harboe oyvind.harboe@zylin.com *
6 * Copyright (C) 2008 Georg Acher <acher@in.tum.de> *
8 * This program is free software; you can redistribute it and/or modify *
9 * it under the terms of the GNU General Public License as published by *
10 * the Free Software Foundation; either version 2 of the License, or *
11 * (at your option) any later version. *
13 * This program is distributed in the hope that it will be useful, *
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
16 * GNU General Public License for more details. *
18 * You should have received a copy of the GNU General Public License *
19 * along with this program; if not, write to the *
20 * Free Software Foundation, Inc., *
21 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
22 ***************************************************************************/
36 #define _DEBUG_INSTRUCTION_EXECUTION_
40 #define FNC_INFO LOG_DEBUG("-")
46 #define FNC_INFO_NOTIMPLEMENTED do { LOG_DEBUG("NOT IMPLEMENTED"); /*exit(-1);*/ } while (0)
48 #define FNC_INFO_NOTIMPLEMENTED
51 static int arm11_on_enter_debug_state(arm11_common_t * arm11);
53 bool arm11_config_memwrite_burst = true;
54 bool arm11_config_memwrite_error_fatal = true;
56 bool arm11_config_memrw_no_increment = false;
57 bool arm11_config_step_irq_enable = false;
59 #define ARM11_HANDLER(x) \
62 target_type_t arm11_target =
67 ARM11_HANDLER(arch_state),
69 ARM11_HANDLER(target_request_data),
72 ARM11_HANDLER(resume),
75 ARM11_HANDLER(assert_reset),
76 ARM11_HANDLER(deassert_reset),
77 ARM11_HANDLER(soft_reset_halt),
79 ARM11_HANDLER(get_gdb_reg_list),
81 ARM11_HANDLER(read_memory),
82 ARM11_HANDLER(write_memory),
84 ARM11_HANDLER(bulk_write_memory),
86 ARM11_HANDLER(checksum_memory),
88 ARM11_HANDLER(add_breakpoint),
89 ARM11_HANDLER(remove_breakpoint),
90 ARM11_HANDLER(add_watchpoint),
91 ARM11_HANDLER(remove_watchpoint),
93 ARM11_HANDLER(run_algorithm),
95 ARM11_HANDLER(register_commands),
96 ARM11_HANDLER(target_create),
97 ARM11_HANDLER(init_target),
98 ARM11_HANDLER(examine),
102 int arm11_regs_arch_type = -1;
120 ARM11_REGISTER_SPSR_FIQ,
121 ARM11_REGISTER_SPSR_SVC,
122 ARM11_REGISTER_SPSR_ABT,
123 ARM11_REGISTER_SPSR_IRQ,
124 ARM11_REGISTER_SPSR_UND,
125 ARM11_REGISTER_SPSR_MON,
134 typedef struct arm11_reg_defs_s
139 enum arm11_regtype type;
142 /* update arm11_regcache_ids when changing this */
143 static const arm11_reg_defs_t arm11_reg_defs[] =
145 {"r0", 0, 0, ARM11_REGISTER_CORE},
146 {"r1", 1, 1, ARM11_REGISTER_CORE},
147 {"r2", 2, 2, ARM11_REGISTER_CORE},
148 {"r3", 3, 3, ARM11_REGISTER_CORE},
149 {"r4", 4, 4, ARM11_REGISTER_CORE},
150 {"r5", 5, 5, ARM11_REGISTER_CORE},
151 {"r6", 6, 6, ARM11_REGISTER_CORE},
152 {"r7", 7, 7, ARM11_REGISTER_CORE},
153 {"r8", 8, 8, ARM11_REGISTER_CORE},
154 {"r9", 9, 9, ARM11_REGISTER_CORE},
155 {"r10", 10, 10, ARM11_REGISTER_CORE},
156 {"r11", 11, 11, ARM11_REGISTER_CORE},
157 {"r12", 12, 12, ARM11_REGISTER_CORE},
158 {"sp", 13, 13, ARM11_REGISTER_CORE},
159 {"lr", 14, 14, ARM11_REGISTER_CORE},
160 {"pc", 15, 15, ARM11_REGISTER_CORE},
162 #if ARM11_REGCACHE_FREGS
163 {"f0", 0, 16, ARM11_REGISTER_FX},
164 {"f1", 1, 17, ARM11_REGISTER_FX},
165 {"f2", 2, 18, ARM11_REGISTER_FX},
166 {"f3", 3, 19, ARM11_REGISTER_FX},
167 {"f4", 4, 20, ARM11_REGISTER_FX},
168 {"f5", 5, 21, ARM11_REGISTER_FX},
169 {"f6", 6, 22, ARM11_REGISTER_FX},
170 {"f7", 7, 23, ARM11_REGISTER_FX},
171 {"fps", 0, 24, ARM11_REGISTER_FPS},
174 {"cpsr", 0, 25, ARM11_REGISTER_CPSR},
176 #if ARM11_REGCACHE_MODEREGS
177 {"r8_fiq", 8, -1, ARM11_REGISTER_FIQ},
178 {"r9_fiq", 9, -1, ARM11_REGISTER_FIQ},
179 {"r10_fiq", 10, -1, ARM11_REGISTER_FIQ},
180 {"r11_fiq", 11, -1, ARM11_REGISTER_FIQ},
181 {"r12_fiq", 12, -1, ARM11_REGISTER_FIQ},
182 {"r13_fiq", 13, -1, ARM11_REGISTER_FIQ},
183 {"r14_fiq", 14, -1, ARM11_REGISTER_FIQ},
184 {"spsr_fiq", 0, -1, ARM11_REGISTER_SPSR_FIQ},
186 {"r13_svc", 13, -1, ARM11_REGISTER_SVC},
187 {"r14_svc", 14, -1, ARM11_REGISTER_SVC},
188 {"spsr_svc", 0, -1, ARM11_REGISTER_SPSR_SVC},
190 {"r13_abt", 13, -1, ARM11_REGISTER_ABT},
191 {"r14_abt", 14, -1, ARM11_REGISTER_ABT},
192 {"spsr_abt", 0, -1, ARM11_REGISTER_SPSR_ABT},
194 {"r13_irq", 13, -1, ARM11_REGISTER_IRQ},
195 {"r14_irq", 14, -1, ARM11_REGISTER_IRQ},
196 {"spsr_irq", 0, -1, ARM11_REGISTER_SPSR_IRQ},
198 {"r13_und", 13, -1, ARM11_REGISTER_UND},
199 {"r14_und", 14, -1, ARM11_REGISTER_UND},
200 {"spsr_und", 0, -1, ARM11_REGISTER_SPSR_UND},
203 {"r13_mon", 13, -1, ARM11_REGISTER_MON},
204 {"r14_mon", 14, -1, ARM11_REGISTER_MON},
205 {"spsr_mon", 0, -1, ARM11_REGISTER_SPSR_MON},
208 /* Debug Registers */
209 {"dscr", 0, -1, ARM11_REGISTER_DSCR},
210 {"wdtr", 0, -1, ARM11_REGISTER_WDTR},
211 {"rdtr", 0, -1, ARM11_REGISTER_RDTR},
214 enum arm11_regcache_ids
217 ARM11_RC_RX = ARM11_RC_R0,
232 ARM11_RC_SP = ARM11_RC_R13,
234 ARM11_RC_LR = ARM11_RC_R14,
236 ARM11_RC_PC = ARM11_RC_R15,
238 #if ARM11_REGCACHE_FREGS
240 ARM11_RC_FX = ARM11_RC_F0,
253 #if ARM11_REGCACHE_MODEREGS
291 #define ARM11_GDB_REGISTER_COUNT 26
293 u8 arm11_gdb_dummy_fp_value[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
295 reg_t arm11_gdb_dummy_fp_reg =
297 "GDB dummy floating-point register", arm11_gdb_dummy_fp_value, 0, 1, 96, NULL, 0, NULL, 0
300 u8 arm11_gdb_dummy_fps_value[] = {0, 0, 0, 0};
302 reg_t arm11_gdb_dummy_fps_reg =
304 "GDB dummy floating-point status register", arm11_gdb_dummy_fps_value, 0, 1, 32, NULL, 0, NULL, 0
309 /** Check and if necessary take control of the system
311 * \param arm11 Target state variable.
312 * \param dscr If the current DSCR content is
313 * available a pointer to a word holding the
314 * DSCR can be passed. Otherwise use NULL.
316 int arm11_check_init(arm11_common_t * arm11, u32 * dscr)
321 u32 dscr_local_tmp_copy;
325 dscr = &dscr_local_tmp_copy;
326 if ((retval=arm11_read_DSCR(arm11, dscr))!=ERROR_OK)
330 if (!(*dscr & ARM11_DSCR_MODE_SELECT))
332 LOG_DEBUG("Bringing target into debug mode");
334 *dscr |= ARM11_DSCR_MODE_SELECT; /* Halt debug-mode */
335 arm11_write_DSCR(arm11, *dscr);
337 /* add further reset initialization here */
339 arm11->simulate_reset_on_next_halt = true;
341 if (*dscr & ARM11_DSCR_CORE_HALTED)
343 /** \todo TODO: this needs further scrutiny because
344 * arm11_on_enter_debug_state() never gets properly called
347 arm11->target->state = TARGET_HALTED;
348 arm11->target->debug_reason = arm11_get_DSCR_debug_reason(*dscr);
352 arm11->target->state = TARGET_RUNNING;
353 arm11->target->debug_reason = DBG_REASON_NOTHALTED;
356 arm11_sc7_clear_vbw(arm11);
365 (arm11->reg_values[ARM11_RC_##x])
367 /** Save processor state.
369 * This is called when the HALT instruction has succeeded
370 * or on other occasions that stop the processor.
373 static int arm11_on_enter_debug_state(arm11_common_t * arm11)
378 for(i = 0; i < asizeof(arm11->reg_values); i++)
380 arm11->reg_list[i].valid = 1;
381 arm11->reg_list[i].dirty = 0;
386 if ((retval=arm11_read_DSCR(arm11, &R(DSCR)))!=ERROR_OK)
391 if (R(DSCR) & ARM11_DSCR_WDTR_FULL)
393 arm11_add_debug_SCAN_N(arm11, 0x05, ARM11_TAP_DEFAULT);
395 arm11_add_IR(arm11, ARM11_INTEST, ARM11_TAP_DEFAULT);
397 scan_field_t chain5_fields[3];
399 arm11_setup_field(arm11, 32, NULL, &R(WDTR), chain5_fields + 0);
400 arm11_setup_field(arm11, 1, NULL, NULL, chain5_fields + 1);
401 arm11_setup_field(arm11, 1, NULL, NULL, chain5_fields + 2);
403 arm11_add_dr_scan_vc(asizeof(chain5_fields), chain5_fields, TAP_DRPAUSE);
407 arm11->reg_list[ARM11_RC_WDTR].valid = 0;
411 /* DSCR: set ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE */
412 /* ARM1176 spec says this is needed only for wDTR/rDTR's "ITR mode", but not to issue ITRs
413 ARM1136 seems to require this to issue ITR's as well */
415 u32 new_dscr = R(DSCR) | ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE;
417 /* this executes JTAG queue: */
419 arm11_write_DSCR(arm11, new_dscr);
423 Before executing any instruction in debug state you have to drain the write buffer.
424 This ensures that no imprecise Data Aborts can return at a later point:*/
426 /** \todo TODO: Test drain write buffer. */
431 /* MRC p14,0,R0,c5,c10,0 */
432 // arm11_run_instr_no_data1(arm11, /*0xee150e1a*/0xe320f000);
434 /* mcr 15, 0, r0, cr7, cr10, {4} */
435 arm11_run_instr_no_data1(arm11, 0xee070f9a);
437 u32 dscr = arm11_read_DSCR(arm11);
439 LOG_DEBUG("DRAIN, DSCR %08x", dscr);
441 if (dscr & ARM11_DSCR_STICKY_IMPRECISE_DATA_ABORT)
443 arm11_run_instr_no_data1(arm11, 0xe320f000);
445 dscr = arm11_read_DSCR(arm11);
447 LOG_DEBUG("DRAIN, DSCR %08x (DONE)", dscr);
454 arm11_run_instr_data_prepare(arm11);
458 /** \todo TODO: handle other mode registers */
461 for (i = 0; i < 15; i++)
463 /* MCR p14,0,R?,c0,c5,0 */
464 arm11_run_instr_data_from_core(arm11, 0xEE000E15 | (i << 12), &R(RX + i), 1);
469 /* check rDTRfull in DSCR */
471 if (R(DSCR) & ARM11_DSCR_RDTR_FULL)
473 /* MRC p14,0,R0,c0,c5,0 (move rDTR -> r0 (-> wDTR -> local var)) */
474 arm11_run_instr_data_from_core_via_r0(arm11, 0xEE100E15, &R(RDTR));
478 arm11->reg_list[ARM11_RC_RDTR].valid = 0;
483 /* MRS r0,CPSR (move CPSR -> r0 (-> wDTR -> local var)) */
484 arm11_run_instr_data_from_core_via_r0(arm11, 0xE10F0000, &R(CPSR));
488 /* MOV R0,PC (move PC -> r0 (-> wDTR -> local var)) */
489 arm11_run_instr_data_from_core_via_r0(arm11, 0xE1A0000F, &R(PC));
491 /* adjust PC depending on ARM state */
493 if (R(CPSR) & ARM11_CPSR_J) /* Java state */
495 arm11->reg_values[ARM11_RC_PC] -= 0;
497 else if (R(CPSR) & ARM11_CPSR_T) /* Thumb state */
499 arm11->reg_values[ARM11_RC_PC] -= 4;
503 arm11->reg_values[ARM11_RC_PC] -= 8;
506 if (arm11->simulate_reset_on_next_halt)
508 arm11->simulate_reset_on_next_halt = false;
510 LOG_DEBUG("Reset c1 Control Register");
512 /* Write 0 (reset value) to Control register 0 to disable MMU/Cache etc. */
514 /* MCR p15,0,R0,c1,c0,0 */
515 arm11_run_instr_data_to_core_via_r0(arm11, 0xee010f10, 0);
519 arm11_run_instr_data_finish(arm11);
521 arm11_dump_reg_changes(arm11);
526 void arm11_dump_reg_changes(arm11_common_t * arm11)
529 for(i = 0; i < ARM11_REGCACHE_COUNT; i++)
531 if (!arm11->reg_list[i].valid)
533 if (arm11->reg_history[i].valid)
534 LOG_INFO("%8s INVALID (%08x)", arm11_reg_defs[i].name, arm11->reg_history[i].value);
538 if (arm11->reg_history[i].valid)
540 if (arm11->reg_history[i].value != arm11->reg_values[i])
541 LOG_INFO("%8s %08x (%08x)", arm11_reg_defs[i].name, arm11->reg_values[i], arm11->reg_history[i].value);
545 LOG_INFO("%8s %08x (INVALID)", arm11_reg_defs[i].name, arm11->reg_values[i]);
551 /** Restore processor state
553 * This is called in preparation for the RESTART function.
556 int arm11_leave_debug_state(arm11_common_t * arm11)
560 arm11_run_instr_data_prepare(arm11);
562 /** \todo TODO: handle other mode registers */
564 /* restore R1 - R14 */
566 for (i = 1; i < 15; i++)
568 if (!arm11->reg_list[ARM11_RC_RX + i].dirty)
571 /* MRC p14,0,r?,c0,c5,0 */
572 arm11_run_instr_data_to_core1(arm11, 0xee100e15 | (i << 12), R(RX + i));
574 // LOG_DEBUG("RESTORE R" ZU " %08x", i, R(RX + i));
577 arm11_run_instr_data_finish(arm11);
579 /* spec says clear wDTR and rDTR; we assume they are clear as
580 otherwise our programming would be sloppy */
584 if ((retval=arm11_read_DSCR(arm11, &DSCR))!=ERROR_OK)
589 if (DSCR & (ARM11_DSCR_RDTR_FULL | ARM11_DSCR_WDTR_FULL))
591 LOG_ERROR("wDTR/rDTR inconsistent (DSCR %08x)", DSCR);
595 arm11_run_instr_data_prepare(arm11);
597 /* restore original wDTR */
599 if ((R(DSCR) & ARM11_DSCR_WDTR_FULL) || arm11->reg_list[ARM11_RC_WDTR].dirty)
601 /* MCR p14,0,R0,c0,c5,0 */
602 arm11_run_instr_data_to_core_via_r0(arm11, 0xee000e15, R(WDTR));
608 arm11_run_instr_data_to_core_via_r0(arm11, 0xe129f000, R(CPSR));
613 arm11_run_instr_data_to_core_via_r0(arm11, 0xe1a0f000, R(PC));
617 /* MRC p14,0,r0,c0,c5,0 */
618 arm11_run_instr_data_to_core1(arm11, 0xee100e15, R(R0));
620 arm11_run_instr_data_finish(arm11);
624 arm11_write_DSCR(arm11, R(DSCR));
628 if (R(DSCR) & ARM11_DSCR_RDTR_FULL || arm11->reg_list[ARM11_RC_RDTR].dirty)
630 arm11_add_debug_SCAN_N(arm11, 0x05, ARM11_TAP_DEFAULT);
632 arm11_add_IR(arm11, ARM11_EXTEST, ARM11_TAP_DEFAULT);
634 scan_field_t chain5_fields[3];
636 u8 Ready = 0; /* ignored */
637 u8 Valid = 0; /* ignored */
639 arm11_setup_field(arm11, 32, &R(RDTR), NULL, chain5_fields + 0);
640 arm11_setup_field(arm11, 1, &Ready, NULL, chain5_fields + 1);
641 arm11_setup_field(arm11, 1, &Valid, NULL, chain5_fields + 2);
643 arm11_add_dr_scan_vc(asizeof(chain5_fields), chain5_fields, TAP_DRPAUSE);
646 arm11_record_register_history(arm11);
651 void arm11_record_register_history(arm11_common_t * arm11)
654 for(i = 0; i < ARM11_REGCACHE_COUNT; i++)
656 arm11->reg_history[i].value = arm11->reg_values[i];
657 arm11->reg_history[i].valid = arm11->reg_list[i].valid;
659 arm11->reg_list[i].valid = 0;
660 arm11->reg_list[i].dirty = 0;
665 /* poll current target status */
666 int arm11_poll(struct target_s *target)
670 arm11_common_t * arm11 = target->arch_info;
672 if (arm11->trst_active)
677 if ((retval=arm11_read_DSCR(arm11, &dscr))!=ERROR_OK)
680 LOG_DEBUG("DSCR %08x", dscr);
682 if ((retval=arm11_check_init(arm11, &dscr))!=ERROR_OK)
685 if (dscr & ARM11_DSCR_CORE_HALTED)
687 if (target->state != TARGET_HALTED)
689 enum target_state old_state = target->state;
691 LOG_DEBUG("enter TARGET_HALTED");
692 target->state = TARGET_HALTED;
693 target->debug_reason = arm11_get_DSCR_debug_reason(dscr);
694 arm11_on_enter_debug_state(arm11);
696 target_call_event_callbacks(target,
697 old_state == TARGET_DEBUG_RUNNING ? TARGET_EVENT_DEBUG_HALTED : TARGET_EVENT_HALTED);
702 if (target->state != TARGET_RUNNING && target->state != TARGET_DEBUG_RUNNING)
704 LOG_DEBUG("enter TARGET_RUNNING");
705 target->state = TARGET_RUNNING;
706 target->debug_reason = DBG_REASON_NOTHALTED;
712 /* architecture specific status reply */
713 int arm11_arch_state(struct target_s *target)
715 FNC_INFO_NOTIMPLEMENTED;
720 /* target request support */
721 int arm11_target_request_data(struct target_s *target, u32 size, u8 *buffer)
723 FNC_INFO_NOTIMPLEMENTED;
728 /* target execution control */
729 int arm11_halt(struct target_s *target)
731 int retval = ERROR_OK;
735 arm11_common_t * arm11 = target->arch_info;
737 LOG_DEBUG("target->state: %s",
738 Jim_Nvp_value2name_simple( nvp_target_state, target->state )->name );
740 if (target->state == TARGET_UNKNOWN)
742 arm11->simulate_reset_on_next_halt = true;
745 if (target->state == TARGET_HALTED)
747 LOG_DEBUG("target was already halted");
751 if (arm11->trst_active)
753 arm11->halt_requested = true;
757 arm11_add_IR(arm11, ARM11_HALT, TAP_IDLE);
759 if((retval = jtag_execute_queue()) != ERROR_OK)
769 retval = arm11_read_DSCR(arm11, &dscr);
770 if (retval!=ERROR_OK)
773 if (dscr & ARM11_DSCR_CORE_HALTED)
777 arm11_on_enter_debug_state(arm11);
779 enum target_state old_state = target->state;
781 target->state = TARGET_HALTED;
782 target->debug_reason = arm11_get_DSCR_debug_reason(dscr);
784 if((retval = target_call_event_callbacks(target,
785 old_state == TARGET_DEBUG_RUNNING ? TARGET_EVENT_DEBUG_HALTED : TARGET_EVENT_HALTED)) != ERROR_OK)
793 int arm11_resume(struct target_s *target, int current, u32 address, int handle_breakpoints, int debug_execution)
795 int retval = ERROR_OK;
799 // LOG_DEBUG("current %d address %08x handle_breakpoints %d debug_execution %d",
800 // current, address, handle_breakpoints, debug_execution);
802 arm11_common_t * arm11 = target->arch_info;
804 LOG_DEBUG("target->state: %s",
805 Jim_Nvp_value2name_simple( nvp_target_state, target->state )->name );
808 if (target->state != TARGET_HALTED)
810 LOG_ERROR("Target not halted");
811 return ERROR_TARGET_NOT_HALTED;
817 LOG_INFO("RESUME PC %08x%s", R(PC), !current ? "!" : "");
819 /* clear breakpoints/watchpoints and VCR*/
820 arm11_sc7_clear_vbw(arm11);
822 /* Set up breakpoints */
823 if (!debug_execution)
825 /* check if one matches PC and step over it if necessary */
829 for (bp = target->breakpoints; bp; bp = bp->next)
831 if (bp->address == R(PC))
833 LOG_DEBUG("must step over %08x", bp->address);
834 arm11_step(target, 1, 0, 0);
839 /* set all breakpoints */
843 for (bp = target->breakpoints; bp; bp = bp->next)
845 arm11_sc7_action_t brp[2];
848 brp[0].address = ARM11_SC7_BVR0 + brp_num;
849 brp[0].value = bp->address;
851 brp[1].address = ARM11_SC7_BCR0 + brp_num;
852 brp[1].value = 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (0 << 21);
854 arm11_sc7_run(arm11, brp, asizeof(brp));
856 LOG_DEBUG("Add BP " ZU " at %08x", brp_num, bp->address);
861 arm11_sc7_set_vcr(arm11, arm11_vcr);
864 arm11_leave_debug_state(arm11);
866 arm11_add_IR(arm11, ARM11_RESTART, TAP_IDLE);
868 if((retval = jtag_execute_queue()) != ERROR_OK)
876 retval = arm11_read_DSCR(arm11, &dscr);
877 if (retval!=ERROR_OK)
880 LOG_DEBUG("DSCR %08x", dscr);
882 if (dscr & ARM11_DSCR_CORE_RESTARTED)
886 if (!debug_execution)
888 target->state = TARGET_RUNNING;
889 target->debug_reason = DBG_REASON_NOTHALTED;
891 if((retval = target_call_event_callbacks(target, TARGET_EVENT_RESUMED)) != ERROR_OK)
898 target->state = TARGET_DEBUG_RUNNING;
899 target->debug_reason = DBG_REASON_NOTHALTED;
900 if((retval = target_call_event_callbacks(target, TARGET_EVENT_RESUMED)) != ERROR_OK)
909 int arm11_step(struct target_s *target, int current, u32 address, int handle_breakpoints)
911 int retval = ERROR_OK;
915 LOG_DEBUG("target->state: %s",
916 Jim_Nvp_value2name_simple( nvp_target_state, target->state )->name );
918 if (target->state != TARGET_HALTED)
920 LOG_WARNING("target was not halted");
921 return ERROR_TARGET_NOT_HALTED;
924 arm11_common_t * arm11 = target->arch_info;
929 LOG_INFO("STEP PC %08x%s", R(PC), !current ? "!" : "");
931 /** \todo TODO: Thumb not supported here */
933 u32 next_instruction;
935 if ((arm11_read_memory_word(arm11, R(PC), &next_instruction))!=ERROR_OK)
939 if ((next_instruction & 0xFFF00070) == 0xe1200070)
942 arm11->reg_list[ARM11_RC_PC].valid = 1;
943 arm11->reg_list[ARM11_RC_PC].dirty = 0;
944 LOG_INFO("Skipping BKPT");
946 /* skip over Wait for interrupt / Standby */
947 /* mcr 15, 0, r?, cr7, cr0, {4} */
948 else if ((next_instruction & 0xFFFF0FFF) == 0xee070f90)
951 arm11->reg_list[ARM11_RC_PC].valid = 1;
952 arm11->reg_list[ARM11_RC_PC].dirty = 0;
953 LOG_INFO("Skipping WFI");
955 /* ignore B to self */
956 else if ((next_instruction & 0xFEFFFFFF) == 0xeafffffe)
958 LOG_INFO("Not stepping jump to self");
962 /** \todo TODO: check if break-/watchpoints make any sense at all in combination
965 /** \todo TODO: check if disabling IRQs might be a good idea here. Alternatively
966 * the VCR might be something worth looking into. */
969 /* Set up breakpoint for stepping */
971 arm11_sc7_action_t brp[2];
974 brp[0].address = ARM11_SC7_BVR0;
975 brp[0].value = R(PC);
977 brp[1].address = ARM11_SC7_BCR0;
978 brp[1].value = 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (2 << 21);
980 if ((retval=arm11_sc7_run(arm11, brp, asizeof(brp)))!=ERROR_OK)
986 if (arm11_config_step_irq_enable)
987 R(DSCR) &= ~ARM11_DSCR_INTERRUPTS_DISABLE; /* should be redundant */
989 R(DSCR) |= ARM11_DSCR_INTERRUPTS_DISABLE;
992 if ((retval=arm11_leave_debug_state(arm11))!=ERROR_OK)
995 arm11_add_IR(arm11, ARM11_RESTART, TAP_IDLE);
997 if((retval = jtag_execute_queue()) != ERROR_OK)
1002 /** \todo TODO: add a timeout */
1009 retval = arm11_read_DSCR(arm11, &dscr);
1010 if (retval!=ERROR_OK)
1013 LOG_DEBUG("DSCR %08x", dscr);
1015 if ((dscr & (ARM11_DSCR_CORE_RESTARTED | ARM11_DSCR_CORE_HALTED)) ==
1016 (ARM11_DSCR_CORE_RESTARTED | ARM11_DSCR_CORE_HALTED))
1020 /* clear breakpoint */
1021 arm11_sc7_clear_vbw(arm11);
1024 if((retval = arm11_on_enter_debug_state(arm11))!=ERROR_OK)
1027 /* restore default state */
1028 R(DSCR) &= ~ARM11_DSCR_INTERRUPTS_DISABLE;
1032 // target->state = TARGET_HALTED;
1033 target->debug_reason = DBG_REASON_SINGLESTEP;
1035 if((retval = target_call_event_callbacks(target, TARGET_EVENT_HALTED)) != ERROR_OK)
1043 /* target reset control */
1044 int arm11_assert_reset(struct target_s *target)
1049 /* assert reset lines */
1050 /* resets only the DBGTAP, not the ARM */
1052 jtag_add_reset(1, 0);
1053 jtag_add_sleep(5000);
1055 arm11_common_t * arm11 = target->arch_info;
1056 arm11->trst_active = true;
1059 if (target->reset_halt)
1062 if ((retval = target_halt(target))!=ERROR_OK)
1069 int arm11_deassert_reset(struct target_s *target)
1074 LOG_DEBUG("target->state: %s",
1075 Jim_Nvp_value2name_simple( nvp_target_state, target->state )->name );
1078 /* deassert reset lines */
1079 jtag_add_reset(0, 0);
1081 arm11_common_t * arm11 = target->arch_info;
1082 arm11->trst_active = false;
1084 if (arm11->halt_requested)
1085 return arm11_halt(target);
1091 int arm11_soft_reset_halt(struct target_s *target)
1093 FNC_INFO_NOTIMPLEMENTED;
1098 /* target register access for gdb */
1099 int arm11_get_gdb_reg_list(struct target_s *target, struct reg_s **reg_list[], int *reg_list_size)
1103 arm11_common_t * arm11 = target->arch_info;
1105 *reg_list_size = ARM11_GDB_REGISTER_COUNT;
1106 *reg_list = malloc(sizeof(reg_t*) * ARM11_GDB_REGISTER_COUNT);
1109 for (i = 16; i < 24; i++)
1111 (*reg_list)[i] = &arm11_gdb_dummy_fp_reg;
1114 (*reg_list)[24] = &arm11_gdb_dummy_fps_reg;
1117 for (i = 0; i < ARM11_REGCACHE_COUNT; i++)
1119 if (arm11_reg_defs[i].gdb_num == -1)
1122 (*reg_list)[arm11_reg_defs[i].gdb_num] = arm11->reg_list + i;
1128 /* target memory access
1129 * size: 1 = byte (8bit), 2 = half-word (16bit), 4 = word (32bit)
1130 * count: number of items of <size>
1132 int arm11_read_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)
1134 /** \todo TODO: check if buffer cast to u32* and u16* might cause alignment problems */
1138 if (target->state != TARGET_HALTED)
1140 LOG_WARNING("target was not halted");
1141 return ERROR_TARGET_NOT_HALTED;
1144 LOG_DEBUG("ADDR %08x SIZE %08x COUNT %08x", address, size, count);
1146 arm11_common_t * arm11 = target->arch_info;
1148 arm11_run_instr_data_prepare(arm11);
1150 /* MRC p14,0,r0,c0,c5,0 */
1151 arm11_run_instr_data_to_core1(arm11, 0xee100e15, address);
1156 /** \todo TODO: check if dirty is the right choice to force a rewrite on arm11_resume() */
1157 arm11->reg_list[ARM11_RC_R1].dirty = 1;
1160 for (i = 0; i < count; i++)
1162 /* ldrb r1, [r0], #1 */
1164 arm11_run_instr_no_data1(arm11,
1165 !arm11_config_memrw_no_increment ? 0xe4d01001 : 0xe5d01000);
1168 /* MCR p14,0,R1,c0,c5,0 */
1169 arm11_run_instr_data_from_core(arm11, 0xEE001E15, &res, 1);
1178 arm11->reg_list[ARM11_RC_R1].dirty = 1;
1180 u16 * buf16 = (u16*)buffer;
1183 for (i = 0; i < count; i++)
1185 /* ldrh r1, [r0], #2 */
1186 arm11_run_instr_no_data1(arm11,
1187 !arm11_config_memrw_no_increment ? 0xe0d010b2 : 0xe1d010b0);
1191 /* MCR p14,0,R1,c0,c5,0 */
1192 arm11_run_instr_data_from_core(arm11, 0xEE001E15, &res, 1);
1202 /* LDC p14,c5,[R0],#4 */
1203 /* LDC p14,c5,[R0] */
1204 arm11_run_instr_data_from_core(arm11,
1205 (!arm11_config_memrw_no_increment ? 0xecb05e01 : 0xed905e00),
1206 (u32 *)buffer, count);
1210 arm11_run_instr_data_finish(arm11);
1215 int arm11_write_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)
1219 if (target->state != TARGET_HALTED)
1221 LOG_WARNING("target was not halted");
1222 return ERROR_TARGET_NOT_HALTED;
1225 LOG_DEBUG("ADDR %08x SIZE %08x COUNT %08x", address, size, count);
1227 arm11_common_t * arm11 = target->arch_info;
1229 arm11_run_instr_data_prepare(arm11);
1231 /* MRC p14,0,r0,c0,c5,0 */
1232 arm11_run_instr_data_to_core1(arm11, 0xee100e15, address);
1238 arm11->reg_list[ARM11_RC_R1].dirty = 1;
1241 for (i = 0; i < count; i++)
1243 /* MRC p14,0,r1,c0,c5,0 */
1244 arm11_run_instr_data_to_core1(arm11, 0xee101e15, *buffer++);
1246 /* strb r1, [r0], #1 */
1248 arm11_run_instr_no_data1(arm11,
1249 !arm11_config_memrw_no_increment ? 0xe4c01001 : 0xe5c01000);
1257 arm11->reg_list[ARM11_RC_R1].dirty = 1;
1259 u16 * buf16 = (u16*)buffer;
1262 for (i = 0; i < count; i++)
1264 /* MRC p14,0,r1,c0,c5,0 */
1265 arm11_run_instr_data_to_core1(arm11, 0xee101e15, *buf16++);
1267 /* strh r1, [r0], #2 */
1269 arm11_run_instr_no_data1(arm11,
1270 !arm11_config_memrw_no_increment ? 0xe0c010b2 : 0xe1c010b0);
1277 /** \todo TODO: check if buffer cast to u32* might cause alignment problems */
1279 if (!arm11_config_memwrite_burst)
1281 /* STC p14,c5,[R0],#4 */
1282 /* STC p14,c5,[R0]*/
1283 arm11_run_instr_data_to_core(arm11,
1284 (!arm11_config_memrw_no_increment ? 0xeca05e01 : 0xed805e00),
1285 (u32 *)buffer, count);
1289 /* STC p14,c5,[R0],#4 */
1290 /* STC p14,c5,[R0]*/
1291 arm11_run_instr_data_to_core_noack(arm11,
1292 (!arm11_config_memrw_no_increment ? 0xeca05e01 : 0xed805e00),
1293 (u32 *)buffer, count);
1300 /* r0 verification */
1301 if (!arm11_config_memrw_no_increment)
1305 /* MCR p14,0,R0,c0,c5,0 */
1306 arm11_run_instr_data_from_core(arm11, 0xEE000E15, &r0, 1);
1308 if (address + size * count != r0)
1310 LOG_ERROR("Data transfer failed. (%d)", (r0 - address) - size * count);
1312 if (arm11_config_memwrite_burst)
1313 LOG_ERROR("use 'arm11 memwrite burst disable' to disable fast burst mode");
1315 if (arm11_config_memwrite_error_fatal)
1321 arm11_run_instr_data_finish(arm11);
1327 /* write target memory in multiples of 4 byte, optimized for writing large quantities of data */
1328 int arm11_bulk_write_memory(struct target_s *target, u32 address, u32 count, u8 *buffer)
1332 if (target->state != TARGET_HALTED)
1334 LOG_WARNING("target was not halted");
1335 return ERROR_TARGET_NOT_HALTED;
1338 return arm11_write_memory(target, address, 4, count, buffer);
1341 int arm11_checksum_memory(struct target_s *target, u32 address, u32 count, u32* checksum)
1343 FNC_INFO_NOTIMPLEMENTED;
1348 /* target break-/watchpoint control
1349 * rw: 0 = write, 1 = read, 2 = access
1351 int arm11_add_breakpoint(struct target_s *target, breakpoint_t *breakpoint)
1355 arm11_common_t * arm11 = target->arch_info;
1358 if (breakpoint->type == BKPT_SOFT)
1360 LOG_INFO("sw breakpoint requested, but software breakpoints not enabled");
1361 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1365 if (!arm11->free_brps)
1367 LOG_INFO("no breakpoint unit available for hardware breakpoint");
1368 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1371 if (breakpoint->length != 4)
1373 LOG_INFO("only breakpoints of four bytes length supported");
1374 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1382 int arm11_remove_breakpoint(struct target_s *target, breakpoint_t *breakpoint)
1386 arm11_common_t * arm11 = target->arch_info;
1393 int arm11_add_watchpoint(struct target_s *target, watchpoint_t *watchpoint)
1395 FNC_INFO_NOTIMPLEMENTED;
1400 int arm11_remove_watchpoint(struct target_s *target, watchpoint_t *watchpoint)
1402 FNC_INFO_NOTIMPLEMENTED;
1407 // HACKHACKHACK - FIXME mode/state
1408 /* target algorithm support */
1409 int arm11_run_algorithm(struct target_s *target, int num_mem_params, mem_param_t *mem_params,
1410 int num_reg_params, reg_param_t *reg_params, u32 entry_point, u32 exit_point,
1411 int timeout_ms, void *arch_info)
1413 arm11_common_t *arm11 = target->arch_info;
1414 armv4_5_algorithm_t *arm11_algorithm_info = arch_info;
1415 // enum armv4_5_state core_state = arm11->core_state;
1416 // enum armv4_5_mode core_mode = arm11->core_mode;
1419 int exit_breakpoint_size = 0;
1421 int retval = ERROR_OK;
1422 LOG_DEBUG("Running algorithm");
1424 if (arm11_algorithm_info->common_magic != ARMV4_5_COMMON_MAGIC)
1426 LOG_ERROR("current target isn't an ARMV4/5 target");
1427 return ERROR_TARGET_INVALID;
1430 if (target->state != TARGET_HALTED)
1432 LOG_WARNING("target not halted");
1433 return ERROR_TARGET_NOT_HALTED;
1437 // if (armv4_5_mode_to_number(arm11->core_mode)==-1)
1438 // return ERROR_FAIL;
1441 for (i = 0; i < 16; i++)
1443 context[i] = buf_get_u32((u8*)(&arm11->reg_values[i]),0,32);
1444 LOG_DEBUG("Save %i: 0x%x",i,context[i]);
1447 cpsr = buf_get_u32((u8*)(arm11->reg_values+ARM11_RC_CPSR),0,32);
1448 LOG_DEBUG("Save CPSR: 0x%x", cpsr);
1450 for (i = 0; i < num_mem_params; i++)
1452 target_write_buffer(target, mem_params[i].address, mem_params[i].size, mem_params[i].value);
1455 // Set register parameters
1456 for (i = 0; i < num_reg_params; i++)
1458 reg_t *reg = register_get_by_name(arm11->core_cache, reg_params[i].reg_name, 0);
1461 LOG_ERROR("BUG: register '%s' not found", reg_params[i].reg_name);
1465 if (reg->size != reg_params[i].size)
1467 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params[i].reg_name);
1470 arm11_set_reg(reg,reg_params[i].value);
1471 // printf("%i: Set %s =%08x\n", i, reg_params[i].reg_name,val);
1474 exit_breakpoint_size = 4;
1476 /* arm11->core_state = arm11_algorithm_info->core_state;
1477 if (arm11->core_state == ARMV4_5_STATE_ARM)
1478 exit_breakpoint_size = 4;
1479 else if (arm11->core_state == ARMV4_5_STATE_THUMB)
1480 exit_breakpoint_size = 2;
1483 LOG_ERROR("BUG: can't execute algorithms when not in ARM or Thumb state");
1487 if (arm11_algorithm_info->core_mode != ARMV4_5_MODE_ANY)
1489 LOG_DEBUG("setting core_mode: 0x%2.2x", arm11_algorithm_info->core_mode);
1490 buf_set_u32(arm11->reg_list[ARM11_RC_CPSR].value, 0, 5, arm11_algorithm_info->core_mode);
1491 arm11->reg_list[ARM11_RC_CPSR].dirty = 1;
1492 arm11->reg_list[ARM11_RC_CPSR].valid = 1;
1495 if ((retval = breakpoint_add(target, exit_point, exit_breakpoint_size, BKPT_HARD)) != ERROR_OK)
1497 LOG_ERROR("can't add breakpoint to finish algorithm execution");
1498 retval = ERROR_TARGET_FAILURE;
1502 // no debug, otherwise breakpoint is not set
1503 if((retval = target_resume(target, 0, entry_point, 1, 0)) != ERROR_OK)
1508 if((retval = target_wait_state(target, TARGET_HALTED, timeout_ms)) != ERROR_OK)
1513 if (target->state != TARGET_HALTED)
1515 if ((retval=target_halt(target))!=ERROR_OK)
1517 if ((retval=target_wait_state(target, TARGET_HALTED, 500))!=ERROR_OK)
1521 retval = ERROR_TARGET_TIMEOUT;
1522 goto del_breakpoint;
1525 if (buf_get_u32(arm11->reg_list[15].value, 0, 32) != exit_point)
1527 LOG_WARNING("target reentered debug state, but not at the desired exit point: 0x%4.4x",
1528 buf_get_u32(arm11->reg_list[15].value, 0, 32));
1529 retval = ERROR_TARGET_TIMEOUT;
1530 goto del_breakpoint;
1533 for (i = 0; i < num_mem_params; i++)
1535 if (mem_params[i].direction != PARAM_OUT)
1536 target_read_buffer(target, mem_params[i].address, mem_params[i].size, mem_params[i].value);
1539 for (i = 0; i < num_reg_params; i++)
1541 if (reg_params[i].direction != PARAM_OUT)
1543 reg_t *reg = register_get_by_name(arm11->core_cache, reg_params[i].reg_name, 0);
1546 LOG_ERROR("BUG: register '%s' not found", reg_params[i].reg_name);
1550 if (reg->size != reg_params[i].size)
1552 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params[i].reg_name);
1556 buf_set_u32(reg_params[i].value, 0, 32, buf_get_u32(reg->value, 0, 32));
1561 breakpoint_remove(target, exit_point);
1565 for (i = 0; i < 16; i++)
1567 LOG_DEBUG("restoring register %s with value 0x%8.8x",
1568 arm11->reg_list[i].name, context[i]);
1569 arm11_set_reg(&arm11->reg_list[i], (u8*)&context[i]);
1571 LOG_DEBUG("restoring CPSR with value 0x%8.8x", cpsr);
1572 arm11_set_reg(&arm11->reg_list[ARM11_RC_CPSR], (u8*)&cpsr);
1574 // arm11->core_state = core_state;
1575 // arm11->core_mode = core_mode;
1580 int arm11_target_create(struct target_s *target, Jim_Interp *interp)
1582 int retval = ERROR_OK;
1585 NEW(arm11_common_t, arm11, 1);
1587 arm11->target = target;
1589 /* prepare JTAG information for the new target */
1590 arm11->jtag_info.tap = target->tap;
1591 arm11->jtag_info.scann_size = 5;
1593 if((retval = arm_jtag_setup_connection(&arm11->jtag_info)) != ERROR_OK)
1598 if (target->tap==NULL)
1601 if (target->tap->ir_length != 5)
1603 LOG_ERROR("'target arm11' expects IR LENGTH = 5");
1604 return ERROR_COMMAND_SYNTAX_ERROR;
1607 target->arch_info = arm11;
1612 int arm11_init_target(struct command_context_s *cmd_ctx, struct target_s *target)
1614 /* Initialize anything we can set up without talking to the target */
1615 return arm11_build_reg_cache(target);
1618 /* talk to the target and set things up */
1619 int arm11_examine(struct target_s *target)
1624 arm11_common_t * arm11 = target->arch_info;
1628 arm11_add_IR(arm11, ARM11_IDCODE, ARM11_TAP_DEFAULT);
1630 scan_field_t idcode_field;
1632 arm11_setup_field(arm11, 32, NULL, &arm11->device_id, &idcode_field);
1634 arm11_add_dr_scan_vc(1, &idcode_field, TAP_DRPAUSE);
1638 arm11_add_debug_SCAN_N(arm11, 0x00, ARM11_TAP_DEFAULT);
1640 arm11_add_IR(arm11, ARM11_INTEST, ARM11_TAP_DEFAULT);
1642 scan_field_t chain0_fields[2];
1644 arm11_setup_field(arm11, 32, NULL, &arm11->didr, chain0_fields + 0);
1645 arm11_setup_field(arm11, 8, NULL, &arm11->implementor, chain0_fields + 1);
1647 arm11_add_dr_scan_vc(asizeof(chain0_fields), chain0_fields, TAP_IDLE);
1649 if ((retval=jtag_execute_queue())!=ERROR_OK)
1653 switch (arm11->device_id & 0x0FFFF000)
1655 case 0x07B36000: LOG_INFO("found ARM1136"); break;
1656 case 0x07B56000: LOG_INFO("found ARM1156"); break;
1657 case 0x07B76000: LOG_INFO("found ARM1176"); break;
1660 LOG_ERROR("'target arm11' expects IDCODE 0x*7B*7****");
1665 arm11->debug_version = (arm11->didr >> 16) & 0x0F;
1667 if (arm11->debug_version != ARM11_DEBUG_V6 &&
1668 arm11->debug_version != ARM11_DEBUG_V61)
1670 LOG_ERROR("Only ARMv6 v6 and v6.1 architectures supported.");
1674 arm11->brp = ((arm11->didr >> 24) & 0x0F) + 1;
1675 arm11->wrp = ((arm11->didr >> 28) & 0x0F) + 1;
1677 /** \todo TODO: reserve one brp slot if we allow breakpoints during step */
1678 arm11->free_brps = arm11->brp;
1679 arm11->free_wrps = arm11->wrp;
1681 LOG_DEBUG("IDCODE %08x IMPLEMENTOR %02x DIDR %08x",
1686 /* as a side-effect this reads DSCR and thus
1687 * clears the ARM11_DSCR_STICKY_PRECISE_DATA_ABORT / Sticky Precise Data Abort Flag
1688 * as suggested by the spec.
1691 arm11_check_init(arm11, NULL);
1693 target->type->examined = 1;
1698 int arm11_quit(void)
1700 FNC_INFO_NOTIMPLEMENTED;
1705 /** Load a register that is marked !valid in the register cache */
1706 int arm11_get_reg(reg_t *reg)
1710 target_t * target = ((arm11_reg_state_t *)reg->arch_info)->target;
1712 if (target->state != TARGET_HALTED)
1714 LOG_WARNING("target was not halted");
1715 return ERROR_TARGET_NOT_HALTED;
1718 /** \todo TODO: Check this. We assume that all registers are fetched at debug entry. */
1721 arm11_common_t *arm11 = target->arch_info;
1722 const arm11_reg_defs_t * arm11_reg_info = arm11_reg_defs + ((arm11_reg_state_t *)reg->arch_info)->def_index;
1728 /** Change a value in the register cache */
1729 int arm11_set_reg(reg_t *reg, u8 *buf)
1733 target_t * target = ((arm11_reg_state_t *)reg->arch_info)->target;
1734 arm11_common_t *arm11 = target->arch_info;
1735 // const arm11_reg_defs_t * arm11_reg_info = arm11_reg_defs + ((arm11_reg_state_t *)reg->arch_info)->def_index;
1737 arm11->reg_values[((arm11_reg_state_t *)reg->arch_info)->def_index] = buf_get_u32(buf, 0, 32);
1744 int arm11_build_reg_cache(target_t *target)
1746 arm11_common_t *arm11 = target->arch_info;
1748 NEW(reg_cache_t, cache, 1);
1749 NEW(reg_t, reg_list, ARM11_REGCACHE_COUNT);
1750 NEW(arm11_reg_state_t, arm11_reg_states, ARM11_REGCACHE_COUNT);
1752 if (arm11_regs_arch_type == -1)
1753 arm11_regs_arch_type = register_reg_arch_type(arm11_get_reg, arm11_set_reg);
1755 register_init_dummy(&arm11_gdb_dummy_fp_reg);
1756 register_init_dummy(&arm11_gdb_dummy_fps_reg);
1758 arm11->reg_list = reg_list;
1760 /* Build the process context cache */
1761 cache->name = "arm11 registers";
1763 cache->reg_list = reg_list;
1764 cache->num_regs = ARM11_REGCACHE_COUNT;
1766 reg_cache_t **cache_p = register_get_last_cache_p(&target->reg_cache);
1769 arm11->core_cache = cache;
1770 // armv7m->process_context = cache;
1774 /* Not very elegant assertion */
1775 if (ARM11_REGCACHE_COUNT != asizeof(arm11->reg_values) ||
1776 ARM11_REGCACHE_COUNT != asizeof(arm11_reg_defs) ||
1777 ARM11_REGCACHE_COUNT != ARM11_RC_MAX)
1779 LOG_ERROR("BUG: arm11->reg_values inconsistent (%d " ZU " " ZU " %d)", ARM11_REGCACHE_COUNT, asizeof(arm11->reg_values), asizeof(arm11_reg_defs), ARM11_RC_MAX);
1783 for (i = 0; i < ARM11_REGCACHE_COUNT; i++)
1785 reg_t * r = reg_list + i;
1786 const arm11_reg_defs_t * rd = arm11_reg_defs + i;
1787 arm11_reg_state_t * rs = arm11_reg_states + i;
1791 r->value = (u8 *)(arm11->reg_values + i);
1794 r->bitfield_desc = NULL;
1795 r->num_bitfields = 0;
1796 r->arch_type = arm11_regs_arch_type;
1800 rs->target = target;
1806 int arm11_handle_bool(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, bool * var, char * name)
1810 LOG_INFO("%s is %s.", name, *var ? "enabled" : "disabled");
1815 return ERROR_COMMAND_SYNTAX_ERROR;
1820 case 'f': /* false */
1822 case 'd': /* disable */
1828 case 't': /* true */
1830 case 'e': /* enable */
1836 LOG_INFO("%s %s.", *var ? "Enabled" : "Disabled", name);
1841 #define BOOL_WRAPPER(name, print_name) \
1842 int arm11_handle_bool_##name(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc) \
1844 return arm11_handle_bool(cmd_ctx, cmd, args, argc, &arm11_config_##name, print_name); \
1847 #define RC_TOP(name, descr, more) \
1849 command_t * new_cmd = register_command(cmd_ctx, top_cmd, name, NULL, COMMAND_ANY, descr); \
1850 command_t * top_cmd = new_cmd; \
1854 #define RC_FINAL(name, descr, handler) \
1855 register_command(cmd_ctx, top_cmd, name, handler, COMMAND_ANY, descr);
1857 #define RC_FINAL_BOOL(name, descr, var) \
1858 register_command(cmd_ctx, top_cmd, name, arm11_handle_bool_##var, COMMAND_ANY, descr);
1860 BOOL_WRAPPER(memwrite_burst, "memory write burst mode")
1861 BOOL_WRAPPER(memwrite_error_fatal, "fatal error mode for memory writes")
1862 BOOL_WRAPPER(memrw_no_increment, "\"no increment\" mode for memory transfers")
1863 BOOL_WRAPPER(step_irq_enable, "IRQs while stepping")
1865 int arm11_handle_vcr(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1869 arm11_vcr = strtoul(args[0], NULL, 0);
1873 return ERROR_COMMAND_SYNTAX_ERROR;
1876 LOG_INFO("VCR 0x%08X", arm11_vcr);
1880 const u32 arm11_coproc_instruction_limits[] =
1882 15, /* coprocessor */
1887 0xFFFFFFFF, /* value */
1890 const char arm11_mrc_syntax[] = "Syntax: mrc <jtag_target> <coprocessor> <opcode 1> <CRn> <CRm> <opcode 2>. All parameters are numbers only.";
1891 const char arm11_mcr_syntax[] = "Syntax: mcr <jtag_target> <coprocessor> <opcode 1> <CRn> <CRm> <opcode 2> <32bit value to write>. All parameters are numbers only.";
1893 arm11_common_t * arm11_find_target(const char * arg)
1898 tap = jtag_TapByString(arg);
1903 for (t = all_targets; t; t = t->next)
1908 /* if (t->type == arm11_target) */
1909 if (0 == strcmp(t->type->name, "arm11"))
1910 return t->arch_info;
1916 int arm11_handle_mrc_mcr(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, bool read)
1918 if (argc != (read ? 6 : 7))
1920 LOG_ERROR("Invalid number of arguments. %s", read ? arm11_mrc_syntax : arm11_mcr_syntax);
1924 arm11_common_t * arm11 = arm11_find_target(args[0]);
1928 LOG_ERROR("Parameter 1 is not a the JTAG chain position of an ARM11 device. %s",
1929 read ? arm11_mrc_syntax : arm11_mcr_syntax);
1934 if (arm11->target->state != TARGET_HALTED)
1936 LOG_WARNING("target was not halted");
1937 return ERROR_TARGET_NOT_HALTED;
1943 for (i = 0; i < (read ? 5 : 6); i++)
1945 values[i] = strtoul(args[i + 1], NULL, 0);
1947 if (values[i] > arm11_coproc_instruction_limits[i])
1949 LOG_ERROR("Parameter %ld out of bounds (%d max). %s",
1950 (long)(i + 2), arm11_coproc_instruction_limits[i],
1951 read ? arm11_mrc_syntax : arm11_mcr_syntax);
1956 u32 instr = 0xEE000010 |
1964 instr |= 0x00100000;
1966 arm11_run_instr_data_prepare(arm11);
1971 arm11_run_instr_data_from_core_via_r0(arm11, instr, &result);
1973 LOG_INFO("MRC p%d, %d, R0, c%d, c%d, %d = 0x%08x (%d)",
1974 values[0], values[1], values[2], values[3], values[4], result, result);
1978 arm11_run_instr_data_to_core_via_r0(arm11, instr, values[5]);
1980 LOG_INFO("MRC p%d, %d, R0 (#0x%08x), c%d, c%d, %d",
1981 values[0], values[1],
1983 values[2], values[3], values[4]);
1986 arm11_run_instr_data_finish(arm11);
1992 int arm11_handle_mrc(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1994 return arm11_handle_mrc_mcr(cmd_ctx, cmd, args, argc, true);
1997 int arm11_handle_mcr(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1999 return arm11_handle_mrc_mcr(cmd_ctx, cmd, args, argc, false);
2002 int arm11_register_commands(struct command_context_s *cmd_ctx)
2006 command_t * top_cmd = NULL;
2008 RC_TOP( "arm11", "arm11 specific commands",
2010 RC_TOP( "memwrite", "Control memory write transfer mode",
2012 RC_FINAL_BOOL( "burst", "Enable/Disable non-standard but fast burst mode (default: enabled)",
2015 RC_FINAL_BOOL( "error_fatal", "Terminate program if transfer error was found (default: enabled)",
2016 memwrite_error_fatal)
2019 RC_FINAL_BOOL( "no_increment", "Don't increment address on multi-read/-write (default: disabled)",
2022 RC_FINAL_BOOL( "step_irq_enable", "Enable interrupts while stepping (default: disabled)",
2025 RC_FINAL( "vcr", "Control (Interrupt) Vector Catch Register",
2028 RC_FINAL( "mrc", "Read Coprocessor register",
2031 RC_FINAL( "mcr", "Write Coprocessor register",