1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
19 ***************************************************************************/
26 #include "arm7_9_common.h"
30 #include "embeddedice.h"
41 #define _DEBUG_INSTRUCTION_EXECUTION_
45 int arm9tdmi_register_commands(struct command_context_s *cmd_ctx);
46 int handle_arm9tdmi_catch_vectors_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
48 /* forward declarations */
49 int arm9tdmi_target_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct target_s *target);
50 int arm9tdmi_init_target(struct command_context_s *cmd_ctx, struct target_s *target);
53 target_type_t arm9tdmi_target =
58 .arch_state = armv4_5_arch_state,
60 .target_request_data = arm7_9_target_request_data,
63 .resume = arm7_9_resume,
66 .assert_reset = arm7_9_assert_reset,
67 .deassert_reset = arm7_9_deassert_reset,
68 .soft_reset_halt = arm7_9_soft_reset_halt,
70 .get_gdb_reg_list = armv4_5_get_gdb_reg_list,
72 .read_memory = arm7_9_read_memory,
73 .write_memory = arm7_9_write_memory,
74 .bulk_write_memory = arm7_9_bulk_write_memory,
75 .checksum_memory = arm7_9_checksum_memory,
77 .run_algorithm = armv4_5_run_algorithm,
79 .add_breakpoint = arm7_9_add_breakpoint,
80 .remove_breakpoint = arm7_9_remove_breakpoint,
81 .add_watchpoint = arm7_9_add_watchpoint,
82 .remove_watchpoint = arm7_9_remove_watchpoint,
84 .register_commands = arm9tdmi_register_commands,
85 .target_command = arm9tdmi_target_command,
86 .init_target = arm9tdmi_init_target,
90 arm9tdmi_vector_t arm9tdmi_vectors[] =
92 {"reset", ARM9TDMI_RESET_VECTOR},
93 {"undef", ARM9TDMI_UNDEF_VECTOR},
94 {"swi", ARM9TDMI_SWI_VECTOR},
95 {"pabt", ARM9TDMI_PABT_VECTOR},
96 {"dabt", ARM9TDMI_DABT_VECTOR},
97 {"reserved", ARM9TDMI_RESERVED_VECTOR},
98 {"irq", ARM9TDMI_IRQ_VECTOR},
99 {"fiq", ARM9TDMI_FIQ_VECTOR},
103 int arm9tdmi_examine_debug_reason(target_t *target)
105 /* get pointers to arch-specific information */
106 armv4_5_common_t *armv4_5 = target->arch_info;
107 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
109 /* only check the debug reason if we don't know it already */
110 if ((target->debug_reason != DBG_REASON_DBGRQ)
111 && (target->debug_reason != DBG_REASON_SINGLESTEP))
113 scan_field_t fields[3];
115 u8 instructionbus[4];
118 jtag_add_end_state(TAP_PD);
120 fields[0].device = arm7_9->jtag_info.chain_pos;
121 fields[0].num_bits = 32;
122 fields[0].out_value = NULL;
123 fields[0].out_mask = NULL;
124 fields[0].in_value = databus;
125 fields[0].in_check_value = NULL;
126 fields[0].in_check_mask = NULL;
127 fields[0].in_handler = NULL;
128 fields[0].in_handler_priv = NULL;
130 fields[1].device = arm7_9->jtag_info.chain_pos;
131 fields[1].num_bits = 3;
132 fields[1].out_value = NULL;
133 fields[1].out_mask = NULL;
134 fields[1].in_value = &debug_reason;
135 fields[1].in_check_value = NULL;
136 fields[1].in_check_mask = NULL;
137 fields[1].in_handler = NULL;
138 fields[1].in_handler_priv = NULL;
140 fields[2].device = arm7_9->jtag_info.chain_pos;
141 fields[2].num_bits = 32;
142 fields[2].out_value = NULL;
143 fields[2].out_mask = NULL;
144 fields[2].in_value = instructionbus;
145 fields[2].in_check_value = NULL;
146 fields[2].in_check_mask = NULL;
147 fields[2].in_handler = NULL;
148 fields[2].in_handler_priv = NULL;
150 arm_jtag_scann(&arm7_9->jtag_info, 0x1);
151 arm_jtag_set_instr(&arm7_9->jtag_info, arm7_9->jtag_info.intest_instr, NULL);
153 jtag_add_dr_scan(3, fields, TAP_PD);
154 jtag_execute_queue();
156 fields[0].in_value = NULL;
157 fields[0].out_value = databus;
158 fields[1].in_value = NULL;
159 fields[1].out_value = &debug_reason;
160 fields[2].in_value = NULL;
161 fields[2].out_value = instructionbus;
163 jtag_add_dr_scan(3, fields, TAP_PD);
165 if (debug_reason & 0x4)
166 if (debug_reason & 0x2)
167 target->debug_reason = DBG_REASON_WPTANDBKPT;
169 target->debug_reason = DBG_REASON_WATCHPOINT;
171 target->debug_reason = DBG_REASON_BREAKPOINT;
177 /* put an instruction in the ARM9TDMI pipeline or write the data bus, and optionally read data */
178 int arm9tdmi_clock_out(arm_jtag_t *jtag_info, u32 instr, u32 out, u32 *in, int sysspeed)
180 scan_field_t fields[3];
183 u8 sysspeed_buf = 0x0;
186 buf_set_u32(out_buf, 0, 32, out);
188 buf_set_u32(instr_buf, 0, 32, flip_u32(instr, 32));
191 buf_set_u32(&sysspeed_buf, 2, 1, 1);
193 jtag_add_end_state(TAP_PD);
194 arm_jtag_scann(jtag_info, 0x1);
196 arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
198 fields[0].device = jtag_info->chain_pos;
199 fields[0].num_bits = 32;
200 fields[0].out_value = out_buf;
201 fields[0].out_mask = NULL;
202 fields[0].in_value = NULL;
205 fields[0].in_handler = arm_jtag_buf_to_u32;
206 fields[0].in_handler_priv = in;
210 fields[0].in_handler = NULL;
211 fields[0].in_handler_priv = NULL;
213 fields[0].in_check_value = NULL;
214 fields[0].in_check_mask = NULL;
216 fields[1].device = jtag_info->chain_pos;
217 fields[1].num_bits = 3;
218 fields[1].out_value = &sysspeed_buf;
219 fields[1].out_mask = NULL;
220 fields[1].in_value = NULL;
221 fields[1].in_check_value = NULL;
222 fields[1].in_check_mask = NULL;
223 fields[1].in_handler = NULL;
224 fields[1].in_handler_priv = NULL;
226 fields[2].device = jtag_info->chain_pos;
227 fields[2].num_bits = 32;
228 fields[2].out_value = instr_buf;
229 fields[2].out_mask = NULL;
230 fields[2].in_value = NULL;
231 fields[2].in_check_value = NULL;
232 fields[2].in_check_mask = NULL;
233 fields[2].in_handler = NULL;
234 fields[2].in_handler_priv = NULL;
236 jtag_add_dr_scan(3, fields, -1);
238 jtag_add_runtest(0, -1);
240 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
242 jtag_execute_queue();
246 LOG_DEBUG("instr: 0x%8.8x, out: 0x%8.8x, in: 0x%8.8x", instr, out, *in);
249 LOG_DEBUG("instr: 0x%8.8x, out: 0x%8.8x", instr, out);
256 /* just read data (instruction and data-out = don't care) */
257 int arm9tdmi_clock_data_in(arm_jtag_t *jtag_info, u32 *in)
259 scan_field_t fields[3];
261 jtag_add_end_state(TAP_PD);
262 arm_jtag_scann(jtag_info, 0x1);
264 arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
266 fields[0].device = jtag_info->chain_pos;
267 fields[0].num_bits = 32;
268 fields[0].out_value = NULL;
269 fields[0].out_mask = NULL;
270 fields[0].in_value = NULL;
271 fields[0].in_handler = arm_jtag_buf_to_u32;
272 fields[0].in_handler_priv = in;
273 fields[0].in_check_value = NULL;
274 fields[0].in_check_mask = NULL;
276 fields[1].device = jtag_info->chain_pos;
277 fields[1].num_bits = 3;
278 fields[1].out_value = NULL;
279 fields[1].out_mask = NULL;
280 fields[1].in_value = NULL;
281 fields[1].in_handler = NULL;
282 fields[1].in_handler_priv = NULL;
283 fields[1].in_check_value = NULL;
284 fields[1].in_check_mask = NULL;
286 fields[2].device = jtag_info->chain_pos;
287 fields[2].num_bits = 32;
288 fields[2].out_value = NULL;
289 fields[2].out_mask = NULL;
290 fields[2].in_value = NULL;
291 fields[2].in_check_value = NULL;
292 fields[2].in_check_mask = NULL;
293 fields[2].in_handler = NULL;
294 fields[2].in_handler_priv = NULL;
296 jtag_add_dr_scan(3, fields, -1);
298 jtag_add_runtest(0, -1);
300 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
302 jtag_execute_queue();
306 LOG_DEBUG("in: 0x%8.8x", *in);
310 LOG_ERROR("BUG: called with in == NULL");
318 /* clock the target, and read the databus
319 * the *in pointer points to a buffer where elements of 'size' bytes
320 * are stored in big (be==1) or little (be==0) endianness
322 int arm9tdmi_clock_data_in_endianness(arm_jtag_t *jtag_info, void *in, int size, int be)
324 scan_field_t fields[3];
326 jtag_add_end_state(TAP_PD);
327 arm_jtag_scann(jtag_info, 0x1);
329 arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
331 fields[0].device = jtag_info->chain_pos;
332 fields[0].num_bits = 32;
333 fields[0].out_value = NULL;
334 fields[0].out_mask = NULL;
335 fields[0].in_value = NULL;
339 fields[0].in_handler = (be) ? arm_jtag_buf_to_be32 : arm_jtag_buf_to_le32;
342 fields[0].in_handler = (be) ? arm_jtag_buf_to_be16 : arm_jtag_buf_to_le16;
345 fields[0].in_handler = arm_jtag_buf_to_8;
348 fields[0].in_handler_priv = in;
349 fields[0].in_check_value = NULL;
350 fields[0].in_check_mask = NULL;
352 fields[1].device = jtag_info->chain_pos;
353 fields[1].num_bits = 3;
354 fields[1].out_value = NULL;
355 fields[1].out_mask = NULL;
356 fields[1].in_value = NULL;
357 fields[1].in_handler = NULL;
358 fields[1].in_handler_priv = NULL;
359 fields[1].in_check_value = NULL;
360 fields[1].in_check_mask = NULL;
362 fields[2].device = jtag_info->chain_pos;
363 fields[2].num_bits = 32;
364 fields[2].out_value = NULL;
365 fields[2].out_mask = NULL;
366 fields[2].in_value = NULL;
367 fields[2].in_check_value = NULL;
368 fields[2].in_check_mask = NULL;
369 fields[2].in_handler = NULL;
370 fields[2].in_handler_priv = NULL;
372 jtag_add_dr_scan(3, fields, -1);
374 jtag_add_runtest(0, -1);
376 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
378 jtag_execute_queue();
382 LOG_DEBUG("in: 0x%8.8x", *in);
386 LOG_ERROR("BUG: called with in == NULL");
394 void arm9tdmi_change_to_arm(target_t *target, u32 *r0, u32 *pc)
396 /* get pointers to arch-specific information */
397 armv4_5_common_t *armv4_5 = target->arch_info;
398 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
399 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
401 /* save r0 before using it and put system in ARM state
402 * to allow common handling of ARM and THUMB debugging */
404 /* fetch STR r0, [r0] */
405 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_STR(0, 0), 0, NULL, 0);
406 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
407 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
408 /* STR r0, [r0] in Memory */
409 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, r0, 0);
411 /* MOV r0, r15 fetched, STR in Decode */
412 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_MOV(0, 15), 0, NULL, 0);
413 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
414 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_STR(0, 0), 0, NULL, 0);
415 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
416 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
417 /* nothing fetched, STR r0, [r0] in Memory */
418 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, pc, 0);
420 /* use pc-relative LDR to clear r0[1:0] (for switch to ARM mode) */
421 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_LDR_PCREL(0), 0, NULL, 0);
423 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
425 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
426 /* LDR in Memory (to account for interlock) */
427 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
430 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_BX(0), 0, NULL, 0);
431 /* NOP fetched, BX in Decode, MOV in Execute */
432 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
433 /* NOP fetched, BX in Execute (1) */
434 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
436 jtag_execute_queue();
438 /* fix program counter:
439 * MOV r0, r15 was the 5th instruction (+8)
440 * reading PC in Thumb state gives address of instruction + 4
445 void arm9tdmi_read_core_regs(target_t *target, u32 mask, u32* core_regs[16])
448 /* get pointers to arch-specific information */
449 armv4_5_common_t *armv4_5 = target->arch_info;
450 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
451 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
453 /* STMIA r0-15, [r0] at debug speed
454 * register values will start to appear on 4th DCLK
456 arm9tdmi_clock_out(jtag_info, ARMV4_5_STMIA(0, mask & 0xffff, 0, 0), 0, NULL, 0);
458 /* fetch NOP, STM in DECODE stage */
459 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
460 /* fetch NOP, STM in EXECUTE stage (1st cycle) */
461 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
463 for (i = 0; i <= 15; i++)
466 /* nothing fetched, STM in MEMORY (i'th cycle) */
467 arm9tdmi_clock_data_in(jtag_info, core_regs[i]);
472 void arm9tdmi_read_core_regs_target_buffer(target_t *target, u32 mask, void* buffer, int size)
475 /* get pointers to arch-specific information */
476 armv4_5_common_t *armv4_5 = target->arch_info;
477 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
478 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
479 int be = (target->endianness == TARGET_BIG_ENDIAN) ? 1 : 0;
480 u32 *buf_u32 = buffer;
481 u16 *buf_u16 = buffer;
484 /* STMIA r0-15, [r0] at debug speed
485 * register values will start to appear on 4th DCLK
487 arm9tdmi_clock_out(jtag_info, ARMV4_5_STMIA(0, mask & 0xffff, 0, 0), 0, NULL, 0);
489 /* fetch NOP, STM in DECODE stage */
490 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
491 /* fetch NOP, STM in EXECUTE stage (1st cycle) */
492 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
494 for (i = 0; i <= 15; i++)
497 /* nothing fetched, STM in MEMORY (i'th cycle) */
501 arm9tdmi_clock_data_in_endianness(jtag_info, buf_u32++, 4, be);
504 arm9tdmi_clock_data_in_endianness(jtag_info, buf_u16++, 2, be);
507 arm9tdmi_clock_data_in_endianness(jtag_info, buf_u8++, 1, be);
514 void arm9tdmi_read_xpsr(target_t *target, u32 *xpsr, int spsr)
516 /* get pointers to arch-specific information */
517 armv4_5_common_t *armv4_5 = target->arch_info;
518 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
519 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
522 arm9tdmi_clock_out(jtag_info, ARMV4_5_MRS(0, spsr & 1), 0, NULL, 0);
523 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
524 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
525 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
526 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
529 arm9tdmi_clock_out(jtag_info, ARMV4_5_STR(0, 15), 0, NULL, 0);
530 /* fetch NOP, STR in DECODE stage */
531 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
532 /* fetch NOP, STR in EXECUTE stage (1st cycle) */
533 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
534 /* nothing fetched, STR in MEMORY */
535 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, xpsr, 0);
539 void arm9tdmi_write_xpsr(target_t *target, u32 xpsr, int spsr)
541 /* get pointers to arch-specific information */
542 armv4_5_common_t *armv4_5 = target->arch_info;
543 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
544 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
546 LOG_DEBUG("xpsr: %8.8x, spsr: %i", xpsr, spsr);
549 arm9tdmi_clock_out(jtag_info, ARMV4_5_MSR_IM(xpsr & 0xff, 0, 1, spsr), 0, NULL, 0);
550 /* MSR2 fetched, MSR1 in DECODE */
551 arm9tdmi_clock_out(jtag_info, ARMV4_5_MSR_IM((xpsr & 0xff00) >> 8, 0xc, 2, spsr), 0, NULL, 0);
552 /* MSR3 fetched, MSR1 in EXECUTE (1), MSR2 in DECODE */
553 arm9tdmi_clock_out(jtag_info, ARMV4_5_MSR_IM((xpsr & 0xff0000) >> 16, 0x8, 4, spsr), 0, NULL, 0);
554 /* nothing fetched, MSR1 in EXECUTE (2) */
555 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
556 /* nothing fetched, MSR1 in EXECUTE (3) */
557 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
558 /* MSR4 fetched, MSR2 in EXECUTE (1), MSR3 in DECODE */
559 arm9tdmi_clock_out(jtag_info, ARMV4_5_MSR_IM((xpsr & 0xff000000) >> 24, 0x4, 8, spsr), 0, NULL, 0);
560 /* nothing fetched, MSR2 in EXECUTE (2) */
561 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
562 /* nothing fetched, MSR2 in EXECUTE (3) */
563 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
564 /* NOP fetched, MSR3 in EXECUTE (1), MSR4 in DECODE */
565 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
566 /* nothing fetched, MSR3 in EXECUTE (2) */
567 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
568 /* nothing fetched, MSR3 in EXECUTE (3) */
569 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
570 /* NOP fetched, MSR4 in EXECUTE (1) */
571 /* last MSR writes flags, which takes only one cycle */
572 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
575 void arm9tdmi_write_xpsr_im8(target_t *target, u8 xpsr_im, int rot, int spsr)
577 /* get pointers to arch-specific information */
578 armv4_5_common_t *armv4_5 = target->arch_info;
579 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
580 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
582 LOG_DEBUG("xpsr_im: %2.2x, rot: %i, spsr: %i", xpsr_im, rot, spsr);
585 arm9tdmi_clock_out(jtag_info, ARMV4_5_MSR_IM(xpsr_im, rot, 1, spsr), 0, NULL, 0);
586 /* NOP fetched, MSR in DECODE */
587 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
588 /* NOP fetched, MSR in EXECUTE (1) */
589 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
591 /* rot == 4 writes flags, which takes only one cycle */
594 /* nothing fetched, MSR in EXECUTE (2) */
595 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
596 /* nothing fetched, MSR in EXECUTE (3) */
597 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
601 void arm9tdmi_write_core_regs(target_t *target, u32 mask, u32 core_regs[16])
604 /* get pointers to arch-specific information */
605 armv4_5_common_t *armv4_5 = target->arch_info;
606 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
607 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
609 /* LDMIA r0-15, [r0] at debug speed
610 * register values will start to appear on 4th DCLK
612 arm9tdmi_clock_out(jtag_info, ARMV4_5_LDMIA(0, mask & 0xffff, 0, 0), 0, NULL, 0);
614 /* fetch NOP, LDM in DECODE stage */
615 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
616 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
617 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
619 for (i = 0; i <= 15; i++)
622 /* nothing fetched, LDM still in EXECUTE (1+i cycle) */
623 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, core_regs[i], NULL, 0);
625 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
629 void arm9tdmi_load_word_regs(target_t *target, u32 mask)
631 /* get pointers to arch-specific information */
632 armv4_5_common_t *armv4_5 = target->arch_info;
633 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
634 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
636 /* put system-speed load-multiple into the pipeline */
637 arm9tdmi_clock_out(jtag_info, ARMV4_5_LDMIA(0, mask & 0xffff, 0, 1), 0, NULL, 0);
638 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 1);
642 void arm9tdmi_load_hword_reg(target_t *target, int num)
644 /* get pointers to arch-specific information */
645 armv4_5_common_t *armv4_5 = target->arch_info;
646 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
647 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
649 /* put system-speed load half-word into the pipeline */
650 arm9tdmi_clock_out(jtag_info, ARMV4_5_LDRH_IP(num, 0), 0, NULL, 0);
651 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 1);
654 void arm9tdmi_load_byte_reg(target_t *target, int num)
656 /* get pointers to arch-specific information */
657 armv4_5_common_t *armv4_5 = target->arch_info;
658 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
659 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
661 /* put system-speed load byte into the pipeline */
662 arm9tdmi_clock_out(jtag_info, ARMV4_5_LDRB_IP(num, 0), 0, NULL, 0);
663 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 1);
667 void arm9tdmi_store_word_regs(target_t *target, u32 mask)
669 /* get pointers to arch-specific information */
670 armv4_5_common_t *armv4_5 = target->arch_info;
671 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
672 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
674 /* put system-speed store-multiple into the pipeline */
675 arm9tdmi_clock_out(jtag_info, ARMV4_5_STMIA(0, mask, 0, 1), 0, NULL, 0);
676 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 1);
680 void arm9tdmi_store_hword_reg(target_t *target, int num)
682 /* get pointers to arch-specific information */
683 armv4_5_common_t *armv4_5 = target->arch_info;
684 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
685 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
687 /* put system-speed store half-word into the pipeline */
688 arm9tdmi_clock_out(jtag_info, ARMV4_5_STRH_IP(num, 0), 0, NULL, 0);
689 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 1);
693 void arm9tdmi_store_byte_reg(target_t *target, int num)
695 /* get pointers to arch-specific information */
696 armv4_5_common_t *armv4_5 = target->arch_info;
697 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
698 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
700 /* put system-speed store byte into the pipeline */
701 arm9tdmi_clock_out(jtag_info, ARMV4_5_STRB_IP(num, 0), 0, NULL, 0);
702 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 1);
706 void arm9tdmi_write_pc(target_t *target, u32 pc)
708 /* get pointers to arch-specific information */
709 armv4_5_common_t *armv4_5 = target->arch_info;
710 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
711 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
713 /* LDMIA r0-15, [r0] at debug speed
714 * register values will start to appear on 4th DCLK
716 arm9tdmi_clock_out(jtag_info, ARMV4_5_LDMIA(0, 0x8000, 0, 0), 0, NULL, 0);
718 /* fetch NOP, LDM in DECODE stage */
719 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
720 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
721 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
722 /* nothing fetched, LDM in EXECUTE stage (2nd cycle) (output data) */
723 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, pc, NULL, 0);
724 /* nothing fetched, LDM in EXECUTE stage (3rd cycle) */
725 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
726 /* fetch NOP, LDM in EXECUTE stage (4th cycle) */
727 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
728 /* fetch NOP, LDM in EXECUTE stage (5th cycle) */
729 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
733 void arm9tdmi_branch_resume(target_t *target)
735 /* get pointers to arch-specific information */
736 armv4_5_common_t *armv4_5 = target->arch_info;
737 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
738 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
740 arm9tdmi_clock_out(jtag_info, ARMV4_5_B(0xfffffc, 0), 0, NULL, 0);
741 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 1);
745 void arm9tdmi_branch_resume_thumb(target_t *target)
749 /* get pointers to arch-specific information */
750 armv4_5_common_t *armv4_5 = target->arch_info;
751 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
752 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
753 reg_t *dbg_stat = &arm7_9->eice_cache->reg_list[EICE_DBG_STAT];
755 /* LDMIA r0-15, [r0] at debug speed
756 * register values will start to appear on 4th DCLK
758 arm9tdmi_clock_out(jtag_info, ARMV4_5_LDMIA(0, 0x1, 0, 0), 0, NULL, 0);
760 /* fetch NOP, LDM in DECODE stage */
761 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
762 /* fetch NOP, LDM in EXECUTE stage (1st cycle) */
763 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
764 /* nothing fetched, LDM in EXECUTE stage (2nd cycle) */
765 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32) | 1, NULL, 0);
766 /* nothing fetched, LDM in EXECUTE stage (3rd cycle) */
767 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
769 /* Branch and eXchange */
770 arm9tdmi_clock_out(jtag_info, ARMV4_5_BX(0), 0, NULL, 0);
772 embeddedice_read_reg(dbg_stat);
774 /* fetch NOP, BX in DECODE stage */
775 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
777 embeddedice_read_reg(dbg_stat);
779 /* fetch NOP, BX in EXECUTE stage (1st cycle) */
780 arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
782 /* target is now in Thumb state */
783 embeddedice_read_reg(dbg_stat);
785 /* load r0 value, MOV_IM in Decode*/
786 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_LDR_PCREL(0), 0, NULL, 0);
787 /* fetch NOP, LDR in Decode, MOV_IM in Execute */
788 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
789 /* fetch NOP, LDR in Execute */
790 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
791 /* nothing fetched, LDR in EXECUTE stage (2nd cycle) */
792 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, buf_get_u32(armv4_5->core_cache->reg_list[0].value, 0, 32), NULL, 0);
793 /* nothing fetched, LDR in EXECUTE stage (3rd cycle) */
794 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
796 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
797 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
799 embeddedice_read_reg(dbg_stat);
801 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_B(0x7f7), 0, NULL, 1);
802 arm9tdmi_clock_out(jtag_info, ARMV4_5_T_NOP, 0, NULL, 0);
806 void arm9tdmi_enable_single_step(target_t *target)
808 /* get pointers to arch-specific information */
809 armv4_5_common_t *armv4_5 = target->arch_info;
810 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
812 if (arm7_9->has_single_step)
814 buf_set_u32(arm7_9->eice_cache->reg_list[EICE_DBG_CTRL].value, 3, 1, 1);
815 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_DBG_CTRL]);
819 arm7_9_enable_eice_step(target);
823 void arm9tdmi_disable_single_step(target_t *target)
825 /* get pointers to arch-specific information */
826 armv4_5_common_t *armv4_5 = target->arch_info;
827 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
829 if (arm7_9->has_single_step)
831 buf_set_u32(arm7_9->eice_cache->reg_list[EICE_DBG_CTRL].value, 3, 1, 0);
832 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_DBG_CTRL]);
836 arm7_9_disable_eice_step(target);
840 void arm9tdmi_build_reg_cache(target_t *target)
842 reg_cache_t **cache_p = register_get_last_cache_p(&target->reg_cache);
843 /* get pointers to arch-specific information */
844 armv4_5_common_t *armv4_5 = target->arch_info;
845 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
846 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
848 (*cache_p) = armv4_5_build_reg_cache(target, armv4_5);
849 armv4_5->core_cache = (*cache_p);
851 /* one extra register (vector catch) */
852 (*cache_p)->next = embeddedice_build_reg_cache(target, arm7_9);
853 arm7_9->eice_cache = (*cache_p)->next;
857 (*cache_p)->next->next = etm_build_reg_cache(target, jtag_info, arm7_9->etm_ctx);
858 arm7_9->etm_ctx->reg_cache = (*cache_p)->next->next;
862 int arm9tdmi_init_target(struct command_context_s *cmd_ctx, struct target_s *target)
865 arm9tdmi_build_reg_cache(target);
877 int arm9tdmi_init_arch_info(target_t *target, arm9tdmi_common_t *arm9tdmi, int chain_pos, char *variant)
879 armv4_5_common_t *armv4_5;
880 arm7_9_common_t *arm7_9;
882 arm7_9 = &arm9tdmi->arm7_9_common;
883 armv4_5 = &arm7_9->armv4_5_common;
885 /* prepare JTAG information for the new target */
886 arm7_9->jtag_info.chain_pos = chain_pos;
887 arm7_9->jtag_info.scann_size = 5;
889 /* register arch-specific functions */
890 arm7_9->examine_debug_reason = arm9tdmi_examine_debug_reason;
891 arm7_9->change_to_arm = arm9tdmi_change_to_arm;
892 arm7_9->read_core_regs = arm9tdmi_read_core_regs;
893 arm7_9->read_core_regs_target_buffer = arm9tdmi_read_core_regs_target_buffer;
894 arm7_9->read_xpsr = arm9tdmi_read_xpsr;
896 arm7_9->write_xpsr = arm9tdmi_write_xpsr;
897 arm7_9->write_xpsr_im8 = arm9tdmi_write_xpsr_im8;
898 arm7_9->write_core_regs = arm9tdmi_write_core_regs;
900 arm7_9->load_word_regs = arm9tdmi_load_word_regs;
901 arm7_9->load_hword_reg = arm9tdmi_load_hword_reg;
902 arm7_9->load_byte_reg = arm9tdmi_load_byte_reg;
904 arm7_9->store_word_regs = arm9tdmi_store_word_regs;
905 arm7_9->store_hword_reg = arm9tdmi_store_hword_reg;
906 arm7_9->store_byte_reg = arm9tdmi_store_byte_reg;
908 arm7_9->write_pc = arm9tdmi_write_pc;
909 arm7_9->branch_resume = arm9tdmi_branch_resume;
910 arm7_9->branch_resume_thumb = arm9tdmi_branch_resume_thumb;
912 arm7_9->enable_single_step = arm9tdmi_enable_single_step;
913 arm7_9->disable_single_step = arm9tdmi_disable_single_step;
915 arm7_9->pre_debug_entry = NULL;
916 arm7_9->post_debug_entry = NULL;
918 arm7_9->pre_restore_context = NULL;
919 arm7_9->post_restore_context = NULL;
921 /* initialize arch-specific breakpoint handling */
922 arm7_9->arm_bkpt = 0xdeeedeee;
923 arm7_9->thumb_bkpt = 0xdeee;
925 arm7_9->sw_bkpts_use_wp = 1;
926 arm7_9->sw_bkpts_enabled = 0;
927 arm7_9->dbgreq_adjust_pc = 3;
928 arm7_9->arch_info = arm9tdmi;
930 arm9tdmi->common_magic = ARM9TDMI_COMMON_MAGIC;
931 arm9tdmi->arch_info = NULL;
935 arm9tdmi->variant = strdup(variant);
939 arm9tdmi->variant = strdup("");
942 arm7_9_init_arch_info(target, arm7_9);
944 /* override use of DBGRQ, this is safe on ARM9TDMI */
945 arm7_9->use_dbgrq = 1;
947 /* all ARM9s have the vector catch register */
948 arm7_9->has_vector_catch = 1;
953 int arm9tdmi_get_arch_pointers(target_t *target, armv4_5_common_t **armv4_5_p, arm7_9_common_t **arm7_9_p, arm9tdmi_common_t **arm9tdmi_p)
955 armv4_5_common_t *armv4_5 = target->arch_info;
956 arm7_9_common_t *arm7_9;
957 arm9tdmi_common_t *arm9tdmi;
959 if (armv4_5->common_magic != ARMV4_5_COMMON_MAGIC)
964 arm7_9 = armv4_5->arch_info;
965 if (arm7_9->common_magic != ARM7_9_COMMON_MAGIC)
970 arm9tdmi = arm7_9->arch_info;
971 if (arm9tdmi->common_magic != ARM9TDMI_COMMON_MAGIC)
976 *armv4_5_p = armv4_5;
978 *arm9tdmi_p = arm9tdmi;
984 /* target arm9tdmi <endianess> <startup_mode> <chain_pos> <variant>*/
985 int arm9tdmi_target_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct target_s *target)
988 char *variant = NULL;
989 arm9tdmi_common_t *arm9tdmi = malloc(sizeof(arm9tdmi_common_t));
990 memset(arm9tdmi, 0, sizeof(*arm9tdmi));
994 LOG_ERROR("'target arm9tdmi' requires at least one additional argument");
998 chain_pos = strtoul(args[3], NULL, 0);
1003 arm9tdmi_init_arch_info(target, arm9tdmi, chain_pos, variant);
1008 int arm9tdmi_register_commands(struct command_context_s *cmd_ctx)
1012 command_t *arm9tdmi_cmd;
1015 retval = arm7_9_register_commands(cmd_ctx);
1017 arm9tdmi_cmd = register_command(cmd_ctx, NULL, "arm9tdmi", NULL, COMMAND_ANY, "arm9tdmi specific commands");
1019 register_command(cmd_ctx, arm9tdmi_cmd, "vector_catch", handle_arm9tdmi_catch_vectors_command, COMMAND_EXEC, "catch arm920t vectors ['all'|'none'|'<vec1 vec2 ...>']");
1026 int handle_arm9tdmi_catch_vectors_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
1028 target_t *target = get_current_target(cmd_ctx);
1029 armv4_5_common_t *armv4_5;
1030 arm7_9_common_t *arm7_9;
1031 arm9tdmi_common_t *arm9tdmi;
1032 reg_t *vector_catch;
1033 u32 vector_catch_value;
1036 if (arm9tdmi_get_arch_pointers(target, &armv4_5, &arm7_9, &arm9tdmi) != ERROR_OK)
1038 command_print(cmd_ctx, "current target isn't an ARM9TDMI based target");
1042 vector_catch = &arm7_9->eice_cache->reg_list[EICE_VEC_CATCH];
1044 /* read the vector catch register if necessary */
1045 if (!vector_catch->valid)
1046 embeddedice_read_reg(vector_catch);
1048 /* get the current setting */
1049 vector_catch_value = buf_get_u32(vector_catch->value, 0, 32);
1053 vector_catch_value = 0x0;
1054 if (strcmp(args[0], "all") == 0)
1056 vector_catch_value = 0xdf;
1058 else if (strcmp(args[0], "none") == 0)
1064 for (i = 0; i < argc; i++)
1066 /* go through list of vectors */
1067 for(j = 0; arm9tdmi_vectors[j].name; j++)
1069 if (strcmp(args[i], arm9tdmi_vectors[j].name) == 0)
1071 vector_catch_value |= arm9tdmi_vectors[j].value;
1076 /* complain if vector wasn't found */
1077 if (!arm9tdmi_vectors[j].name)
1079 command_print(cmd_ctx, "vector '%s' not found, leaving current setting unchanged", args[i]);
1081 /* reread current setting */
1082 vector_catch_value = buf_get_u32(vector_catch->value, 0, 32);
1089 /* store new settings */
1090 buf_set_u32(vector_catch->value, 0, 32, vector_catch_value);
1091 embeddedice_store_reg(vector_catch);
1094 /* output current settings (skip RESERVED vector) */
1095 for (i = 0; i < 8; i++)
1099 command_print(cmd_ctx, "%s: %s", arm9tdmi_vectors[i].name,
1100 (vector_catch_value & (1 << i)) ? "catch" : "don't catch");