]> git.sur5r.net Git - openocd/blob - src/target/nds32_disassembler.h
cortex_a: fix virt2phys when mmu is disabled
[openocd] / src / target / nds32_disassembler.h
1 /***************************************************************************
2  *   Copyright (C) 2013 Andes Technology                                   *
3  *   Hsiangkai Wang <hkwang@andestech.com>                                 *
4  *                                                                         *
5  *   This program is free software; you can redistribute it and/or modify  *
6  *   it under the terms of the GNU General Public License as published by  *
7  *   the Free Software Foundation; either version 2 of the License, or     *
8  *   (at your option) any later version.                                   *
9  *                                                                         *
10  *   This program is distributed in the hope that it will be useful,       *
11  *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
12  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
13  *   GNU General Public License for more details.                          *
14  *                                                                         *
15  *   You should have received a copy of the GNU General Public License     *
16  *   along with this program.  If not, see <http://www.gnu.org/licenses/>. *
17  ***************************************************************************/
18
19 #ifndef OPENOCD_TARGET_NDS32_DISASSEMBLER_H
20 #define OPENOCD_TARGET_NDS32_DISASSEMBLER_H
21
22 #include <target/nds32.h>
23
24 enum nds32_instruction_type {
25         NDS32_INSN_DATA_PROC = 0,
26         NDS32_INSN_LOAD_STORE,
27         NDS32_INSN_JUMP_BRANCH,
28         NDS32_INSN_RESOURCE_ACCESS,
29         NDS32_INSN_MISC,
30 };
31
32 struct nds32_instruction {
33         enum nds32_instruction_type type;
34         char text[128];
35         uint32_t opcode;
36         uint8_t instruction_size;
37         uint32_t access_start;
38         uint32_t access_end;
39
40         struct {
41                 uint8_t opc_6;
42                 uint8_t rt;
43                 uint8_t ra;
44                 uint8_t rb;
45                 uint8_t rd;
46                 uint8_t sub_opc;
47                 int32_t imm;
48         } info;
49
50 };
51
52 int nds32_read_opcode(struct nds32 *nds32, uint32_t address, uint32_t *value);
53 int nds32_evaluate_opcode(struct nds32 *nds32, uint32_t opcode, uint32_t address,
54                 struct nds32_instruction *instruction);
55
56 #endif /* OPENOCD_TARGET_NDS32_DISASSEMBLER_H */