1 # Hitex stm32 performance stick
\r
5 #use combined on interfaces or targets that can't set TRST/SRST separately
\r
6 reset_config trst_and_srst
\r
9 #format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
\r
10 jtag_device 4 0x1 0xf 0xe
\r
11 jtag_device 5 0x1 0x1 0x1e
\r
12 jtag_device 4 0x1 0xf 0xe
\r
14 #target <type> <startup mode>
\r
15 #target arm7tdmi <reset mode> <chainpos> <endianness> <variant>
\r
16 target cortex_m3 little reset_init 0
\r
17 run_and_halt_time 0 30
\r
19 working_area 0 0x20000000 16384 nobackup
\r
21 #flash bank str7x <base> <size> 0 0 <target#> <variant>
\r
22 flash bank stm32x 0 0 0 0 0
\r
24 # For more information about the configuration files, take a look at:
\r
25 # http://openfacts.berlios.de/index-en.phtml?title=Open+On-Chip+Debugger
\r