]> git.sur5r.net Git - u-boot/blobdiff - arch/arm/dts/sun50i-h5-orangepi-pc2.dts
arm64: allwinner: h5: orangepi-pc2: Order nodes in alphabetic
[u-boot] / arch / arm / dts / sun50i-h5-orangepi-pc2.dts
index de60f783d3a6047c58058c61ef000685e0edcb06..2124043dc88800ef70d9c1645e4ac564ddecc2bd 100644 (file)
 
 /dts-v1/;
 
-#include "sun8i-h3.dtsi"
+#include "sun50i-h5.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
 
 / {
        model = "OrangePi PC 2";
        compatible = "xunlong,orangepi-pc-2", "allwinner,sun50i-h5";
 
-       cpus {
-               cpu@0 {
-                       compatible = "arm,cortex-a53", "arm,armv8";
-                       enable-method = "psci";
-               };
-               cpu@1 {
-                       compatible = "arm,cortex-a53", "arm,armv8";
-                       enable-method = "psci";
-               };
-               cpu@2 {
-                       compatible = "arm,cortex-a53", "arm,armv8";
-                       enable-method = "psci";
-               };
-               cpu@3 {
-                       compatible = "arm,cortex-a53", "arm,armv8";
-                       enable-method = "psci";
-               };
-       };
-
-       psci {
-               compatible = "arm,psci-0.2";
-               method = "smc";
-       };
-
-       timer {
-               compatible = "arm,armv8-timer";
+       aliases {
+               serial0 = &uart0;
+               ethernet0 = &emac;
        };
 
        chosen {
                reg = <0x40000000 0x40000000>;
        };
 
-       aliases {
-               serial0 = &uart0;
-               ethernet0 = &emac;
-       };
-
        soc {
                reg_vcc3v3: vcc3v3 {
                        compatible = "regulator-fixed";
        };
 };
 
-&gic {
-       compatible = "arm,gic-400";
+&ehci1 {
+       status = "okay";
+};
+
+&emac {
+       pinctrl-names = "default";
+       pinctrl-0 = <&emac_rgmii_pins>;
+       phy-mode = "rgmii";
+       phy-handle = <&ext_rgmii_phy>;
+       status = "okay";
+};
+
+&external_mdio {
+       ext_rgmii_phy: ethernet-phy@1 {
+               compatible = "ethernet-phy-ieee802.3-c22";
+               reg = <1>;
+       };
 };
 
 &mmc0 {
        pinctrl-0 = <&mmc0_pins_a>, <&mmc0_cd_pin>;
        vmmc-supply = <&reg_vcc3v3>;
        bus-width = <4>;
-       cd-gpios = <&pio 5 6 0>;
+       cd-gpios = <&pio 5 6 GPIO_ACTIVE_HIGH>;
        cd-inverted;
        status = "okay";
 };
 
-&uart0 {
-       pinctrl-names = "default";
-       pinctrl-0 = <&uart0_pins_a>;
-       status = "okay";
-};
-
-&usbphy {
-       status = "okay";
-};
-
 &ohci1 {
        status = "okay";
 };
 
-&ehci1 {
+&uart0 {
+       pinctrl-names = "default";
+       pinctrl-0 = <&uart0_pins_a>;
        status = "okay";
 };
 
-&emac {
-       pinctrl-names = "default";
-       pinctrl-0 = <&emac_rgmii_pins>;
-       phy-mode = "rgmii";
-       phy = <&phy1>;
+&usbphy {
        status = "okay";
-
-       phy1: ethernet-phy@1 {
-               reg = <1>;
-       };
 };