/* */
/* */
/* (C) 1998-2003 Ullrich von Bassewitz */
-/* Römerstrasse 52 */
+/* Römerstraße 52 */
/* D-70794 Filderstadt */
/* EMail: uz@cc65.org */
/* */
#include <ctype.h>
/* common */
+#include "addrsize.h"
+#include "assertdefs.h"
+#include "attrib.h"
#include "bitops.h"
#include "check.h"
+#include "mmodel.h"
/* ca65 */
+#include "asserts.h"
#include "ea.h"
#include "error.h"
#include "expr.h"
#include "global.h"
+#include "instr.h"
#include "nexttok.h"
#include "objcode.h"
+#include "spool.h"
+#include "studyexpr.h"
#include "symtab.h"
-#include "instr.h"
static void PutPCRel8 (const InsDesc* Ins);
static void PutPCRel16 (const InsDesc* Ins);
static void PutBlockMove (const InsDesc* Ins);
+static void PutBitBranch (const InsDesc* Ins);
static void PutREP (const InsDesc* Ins);
static void PutSEP (const InsDesc* Ins);
+static void PutJMP (const InsDesc* Ins);
+static void PutRTS (const InsDesc* Ins);
static void PutAll (const InsDesc* Ins);
} InsTab6502 = {
INS_COUNT_6502,
{
- { "ADC", 0x080A26C, 0x60, 0, PutAll },
- { "AND", 0x080A26C, 0x20, 0, PutAll },
- { "ASL", 0x000006e, 0x02, 1, PutAll },
- { "BCC", 0x0020000, 0x90, 0, PutPCRel8 },
- { "BCS", 0x0020000, 0xb0, 0, PutPCRel8 },
- { "BEQ", 0x0020000, 0xf0, 0, PutPCRel8 },
- { "BIT", 0x000000C, 0x00, 2, PutAll },
- { "BMI", 0x0020000, 0x30, 0, PutPCRel8 },
- { "BNE", 0x0020000, 0xd0, 0, PutPCRel8 },
- { "BPL", 0x0020000, 0x10, 0, PutPCRel8 },
- { "BRK", 0x0000001, 0x00, 0, PutAll },
- { "BVC", 0x0020000, 0x50, 0, PutPCRel8 },
- { "BVS", 0x0020000, 0x70, 0, PutPCRel8 },
- { "CLC", 0x0000001, 0x18, 0, PutAll },
- { "CLD", 0x0000001, 0xd8, 0, PutAll },
- { "CLI", 0x0000001, 0x58, 0, PutAll },
- { "CLV", 0x0000001, 0xb8, 0, PutAll },
- { "CMP", 0x080A26C, 0xc0, 0, PutAll },
- { "CPX", 0x080000C, 0xe0, 1, PutAll },
- { "CPY", 0x080000C, 0xc0, 1, PutAll },
- { "DEC", 0x000006C, 0x00, 3, PutAll },
- { "DEX", 0x0000001, 0xca, 0, PutAll },
- { "DEY", 0x0000001, 0x88, 0, PutAll },
- { "EOR", 0x080A26C, 0x40, 0, PutAll },
- { "INC", 0x000006c, 0x00, 4, PutAll },
- { "INX", 0x0000001, 0xe8, 0, PutAll },
- { "INY", 0x0000001, 0xc8, 0, PutAll },
- { "JMP", 0x0000808, 0x4c, 6, PutAll },
- { "JSR", 0x0000008, 0x20, 7, PutAll },
- { "LDA", 0x080A26C, 0xa0, 0, PutAll },
- { "LDX", 0x080030C, 0xa2, 1, PutAll },
- { "LDY", 0x080006C, 0xa0, 1, PutAll },
- { "LSR", 0x000006F, 0x42, 1, PutAll },
- { "NOP", 0x0000001, 0xea, 0, PutAll },
- { "ORA", 0x080A26C, 0x00, 0, PutAll },
- { "PHA", 0x0000001, 0x48, 0, PutAll },
- { "PHP", 0x0000001, 0x08, 0, PutAll },
- { "PLA", 0x0000001, 0x68, 0, PutAll },
- { "PLP", 0x0000001, 0x28, 0, PutAll },
- { "ROL", 0x000006F, 0x22, 1, PutAll },
- { "ROR", 0x000006F, 0x62, 1, PutAll },
- { "RTI", 0x0000001, 0x40, 0, PutAll },
- { "RTS", 0x0000001, 0x60, 0, PutAll },
- { "SBC", 0x080A26C, 0xe0, 0, PutAll },
- { "SEC", 0x0000001, 0x38, 0, PutAll },
- { "SED", 0x0000001, 0xf8, 0, PutAll },
- { "SEI", 0x0000001, 0x78, 0, PutAll },
- { "STA", 0x000A26C, 0x80, 0, PutAll },
- { "STX", 0x000010c, 0x82, 1, PutAll },
- { "STY", 0x000002c, 0x80, 1, PutAll },
- { "TAX", 0x0000001, 0xaa, 0, PutAll },
- { "TAY", 0x0000001, 0xa8, 0, PutAll },
- { "TSX", 0x0000001, 0xba, 0, PutAll },
- { "TXA", 0x0000001, 0x8a, 0, PutAll },
- { "TXS", 0x0000001, 0x9a, 0, PutAll },
- { "TYA", 0x0000001, 0x98, 0, PutAll }
+ { "ADC", 0x080A26C, 0x60, 0, PutAll },
+ { "AND", 0x080A26C, 0x20, 0, PutAll },
+ { "ASL", 0x000006e, 0x02, 1, PutAll },
+ { "BCC", 0x0020000, 0x90, 0, PutPCRel8 },
+ { "BCS", 0x0020000, 0xb0, 0, PutPCRel8 },
+ { "BEQ", 0x0020000, 0xf0, 0, PutPCRel8 },
+ { "BIT", 0x000000C, 0x00, 2, PutAll },
+ { "BMI", 0x0020000, 0x30, 0, PutPCRel8 },
+ { "BNE", 0x0020000, 0xd0, 0, PutPCRel8 },
+ { "BPL", 0x0020000, 0x10, 0, PutPCRel8 },
+ { "BRK", 0x0000001, 0x00, 0, PutAll },
+ { "BVC", 0x0020000, 0x50, 0, PutPCRel8 },
+ { "BVS", 0x0020000, 0x70, 0, PutPCRel8 },
+ { "CLC", 0x0000001, 0x18, 0, PutAll },
+ { "CLD", 0x0000001, 0xd8, 0, PutAll },
+ { "CLI", 0x0000001, 0x58, 0, PutAll },
+ { "CLV", 0x0000001, 0xb8, 0, PutAll },
+ { "CMP", 0x080A26C, 0xc0, 0, PutAll },
+ { "CPX", 0x080000C, 0xe0, 1, PutAll },
+ { "CPY", 0x080000C, 0xc0, 1, PutAll },
+ { "DEC", 0x000006C, 0x00, 3, PutAll },
+ { "DEX", 0x0000001, 0xca, 0, PutAll },
+ { "DEY", 0x0000001, 0x88, 0, PutAll },
+ { "EOR", 0x080A26C, 0x40, 0, PutAll },
+ { "INC", 0x000006c, 0x00, 4, PutAll },
+ { "INX", 0x0000001, 0xe8, 0, PutAll },
+ { "INY", 0x0000001, 0xc8, 0, PutAll },
+ { "JMP", 0x0000808, 0x4c, 6, PutJMP },
+ { "JSR", 0x0000008, 0x20, 7, PutAll },
+ { "LDA", 0x080A26C, 0xa0, 0, PutAll },
+ { "LDX", 0x080030C, 0xa2, 1, PutAll },
+ { "LDY", 0x080006C, 0xa0, 1, PutAll },
+ { "LSR", 0x000006F, 0x42, 1, PutAll },
+ { "NOP", 0x0000001, 0xea, 0, PutAll },
+ { "ORA", 0x080A26C, 0x00, 0, PutAll },
+ { "PHA", 0x0000001, 0x48, 0, PutAll },
+ { "PHP", 0x0000001, 0x08, 0, PutAll },
+ { "PLA", 0x0000001, 0x68, 0, PutAll },
+ { "PLP", 0x0000001, 0x28, 0, PutAll },
+ { "ROL", 0x000006F, 0x22, 1, PutAll },
+ { "ROR", 0x000006F, 0x62, 1, PutAll },
+ { "RTI", 0x0000001, 0x40, 0, PutAll },
+ { "RTS", 0x0000001, 0x60, 0, PutAll },
+ { "SBC", 0x080A26C, 0xe0, 0, PutAll },
+ { "SEC", 0x0000001, 0x38, 0, PutAll },
+ { "SED", 0x0000001, 0xf8, 0, PutAll },
+ { "SEI", 0x0000001, 0x78, 0, PutAll },
+ { "STA", 0x000A26C, 0x80, 0, PutAll },
+ { "STX", 0x000010c, 0x82, 1, PutAll },
+ { "STY", 0x000002c, 0x80, 1, PutAll },
+ { "TAX", 0x0000001, 0xaa, 0, PutAll },
+ { "TAY", 0x0000001, 0xa8, 0, PutAll },
+ { "TSX", 0x0000001, 0xba, 0, PutAll },
+ { "TXA", 0x0000001, 0x8a, 0, PutAll },
+ { "TXS", 0x0000001, 0x9a, 0, PutAll },
+ { "TYA", 0x0000001, 0x98, 0, PutAll }
}
};
} InsTab65SC02 = {
INS_COUNT_65SC02,
{
- { "ADC", 0x080A66C, 0x60, 0, PutAll },
- { "AND", 0x080A66C, 0x20, 0, PutAll },
- { "ASL", 0x000006e, 0x02, 1, PutAll },
- { "BCC", 0x0020000, 0x90, 0, PutPCRel8 },
- { "BCS", 0x0020000, 0xb0, 0, PutPCRel8 },
- { "BEQ", 0x0020000, 0xf0, 0, PutPCRel8 },
- { "BIT", 0x0A0006C, 0x00, 2, PutAll },
- { "BMI", 0x0020000, 0x30, 0, PutPCRel8 },
- { "BNE", 0x0020000, 0xd0, 0, PutPCRel8 },
- { "BPL", 0x0020000, 0x10, 0, PutPCRel8 },
- { "BRA", 0x0020000, 0x80, 0, PutPCRel8 },
- { "BRK", 0x0000001, 0x00, 0, PutAll },
- { "BVC", 0x0020000, 0x50, 0, PutPCRel8 },
- { "BVS", 0x0020000, 0x70, 0, PutPCRel8 },
- { "CLC", 0x0000001, 0x18, 0, PutAll },
- { "CLD", 0x0000001, 0xd8, 0, PutAll },
- { "CLI", 0x0000001, 0x58, 0, PutAll },
- { "CLV", 0x0000001, 0xb8, 0, PutAll },
- { "CMP", 0x080A66C, 0xc0, 0, PutAll },
- { "CPX", 0x080000C, 0xe0, 1, PutAll },
- { "CPY", 0x080000C, 0xc0, 1, PutAll },
- { "DEA", 0x0000001, 0x00, 3, PutAll }, /* == DEC */
- { "DEC", 0x000006F, 0x00, 3, PutAll },
- { "DEX", 0x0000001, 0xca, 0, PutAll },
- { "DEY", 0x0000001, 0x88, 0, PutAll },
- { "EOR", 0x080A66C, 0x40, 0, PutAll },
- { "INA", 0x0000001, 0x00, 4, PutAll }, /* == INC */
- { "INC", 0x000006f, 0x00, 4, PutAll },
- { "INX", 0x0000001, 0xe8, 0, PutAll },
- { "INY", 0x0000001, 0xc8, 0, PutAll },
- { "JMP", 0x0010808, 0x4c, 6, PutAll },
- { "JSR", 0x0000008, 0x20, 7, PutAll },
- { "LDA", 0x080A66C, 0xa0, 0, PutAll },
- { "LDX", 0x080030C, 0xa2, 1, PutAll },
- { "LDY", 0x080006C, 0xa0, 1, PutAll },
- { "LSR", 0x000006F, 0x42, 1, PutAll },
- { "NOP", 0x0000001, 0xea, 0, PutAll },
- { "ORA", 0x080A66C, 0x00, 0, PutAll },
- { "PHA", 0x0000001, 0x48, 0, PutAll },
- { "PHP", 0x0000001, 0x08, 0, PutAll },
- { "PHX", 0x0000001, 0xda, 0, PutAll },
- { "PHY", 0x0000001, 0x5a, 0, PutAll },
- { "PLA", 0x0000001, 0x68, 0, PutAll },
- { "PLP", 0x0000001, 0x28, 0, PutAll },
- { "PLX", 0x0000001, 0xfa, 0, PutAll },
- { "PLY", 0x0000001, 0x7a, 0, PutAll },
- { "ROL", 0x000006F, 0x22, 1, PutAll },
- { "ROR", 0x000006F, 0x62, 1, PutAll },
- { "RTI", 0x0000001, 0x40, 0, PutAll },
- { "RTS", 0x0000001, 0x60, 0, PutAll },
- { "SBC", 0x080A66C, 0xe0, 0, PutAll },
- { "SEC", 0x0000001, 0x38, 0, PutAll },
- { "SED", 0x0000001, 0xf8, 0, PutAll },
- { "SEI", 0x0000001, 0x78, 0, PutAll },
- { "STA", 0x000A66C, 0x80, 0, PutAll },
- { "STX", 0x000010c, 0x82, 1, PutAll },
- { "STY", 0x000002c, 0x80, 1, PutAll },
- { "STZ", 0x000006c, 0x04, 5, PutAll },
- { "TAX", 0x0000001, 0xaa, 0, PutAll },
- { "TAY", 0x0000001, 0xa8, 0, PutAll },
- { "TRB", 0x000000c, 0x10, 1, PutAll },
- { "TSB", 0x000000c, 0x00, 1, PutAll },
- { "TSX", 0x0000001, 0xba, 0, PutAll },
- { "TXA", 0x0000001, 0x8a, 0, PutAll },
- { "TXS", 0x0000001, 0x9a, 0, PutAll },
- { "TYA", 0x0000001, 0x98, 0, PutAll }
+ { "ADC", 0x080A66C, 0x60, 0, PutAll },
+ { "AND", 0x080A66C, 0x20, 0, PutAll },
+ { "ASL", 0x000006e, 0x02, 1, PutAll },
+ { "BCC", 0x0020000, 0x90, 0, PutPCRel8 },
+ { "BCS", 0x0020000, 0xb0, 0, PutPCRel8 },
+ { "BEQ", 0x0020000, 0xf0, 0, PutPCRel8 },
+ { "BIT", 0x0A0006C, 0x00, 2, PutAll },
+ { "BMI", 0x0020000, 0x30, 0, PutPCRel8 },
+ { "BNE", 0x0020000, 0xd0, 0, PutPCRel8 },
+ { "BPL", 0x0020000, 0x10, 0, PutPCRel8 },
+ { "BRA", 0x0020000, 0x80, 0, PutPCRel8 },
+ { "BRK", 0x0000001, 0x00, 0, PutAll },
+ { "BVC", 0x0020000, 0x50, 0, PutPCRel8 },
+ { "BVS", 0x0020000, 0x70, 0, PutPCRel8 },
+ { "CLC", 0x0000001, 0x18, 0, PutAll },
+ { "CLD", 0x0000001, 0xd8, 0, PutAll },
+ { "CLI", 0x0000001, 0x58, 0, PutAll },
+ { "CLV", 0x0000001, 0xb8, 0, PutAll },
+ { "CMP", 0x080A66C, 0xc0, 0, PutAll },
+ { "CPX", 0x080000C, 0xe0, 1, PutAll },
+ { "CPY", 0x080000C, 0xc0, 1, PutAll },
+ { "DEA", 0x0000001, 0x00, 3, PutAll }, /* == DEC */
+ { "DEC", 0x000006F, 0x00, 3, PutAll },
+ { "DEX", 0x0000001, 0xca, 0, PutAll },
+ { "DEY", 0x0000001, 0x88, 0, PutAll },
+ { "EOR", 0x080A66C, 0x40, 0, PutAll },
+ { "INA", 0x0000001, 0x00, 4, PutAll }, /* == INC */
+ { "INC", 0x000006f, 0x00, 4, PutAll },
+ { "INX", 0x0000001, 0xe8, 0, PutAll },
+ { "INY", 0x0000001, 0xc8, 0, PutAll },
+ { "JMP", 0x0010808, 0x4c, 6, PutAll },
+ { "JSR", 0x0000008, 0x20, 7, PutAll },
+ { "LDA", 0x080A66C, 0xa0, 0, PutAll },
+ { "LDX", 0x080030C, 0xa2, 1, PutAll },
+ { "LDY", 0x080006C, 0xa0, 1, PutAll },
+ { "LSR", 0x000006F, 0x42, 1, PutAll },
+ { "NOP", 0x0000001, 0xea, 0, PutAll },
+ { "ORA", 0x080A66C, 0x00, 0, PutAll },
+ { "PHA", 0x0000001, 0x48, 0, PutAll },
+ { "PHP", 0x0000001, 0x08, 0, PutAll },
+ { "PHX", 0x0000001, 0xda, 0, PutAll },
+ { "PHY", 0x0000001, 0x5a, 0, PutAll },
+ { "PLA", 0x0000001, 0x68, 0, PutAll },
+ { "PLP", 0x0000001, 0x28, 0, PutAll },
+ { "PLX", 0x0000001, 0xfa, 0, PutAll },
+ { "PLY", 0x0000001, 0x7a, 0, PutAll },
+ { "ROL", 0x000006F, 0x22, 1, PutAll },
+ { "ROR", 0x000006F, 0x62, 1, PutAll },
+ { "RTI", 0x0000001, 0x40, 0, PutAll },
+ { "RTS", 0x0000001, 0x60, 0, PutAll },
+ { "SBC", 0x080A66C, 0xe0, 0, PutAll },
+ { "SEC", 0x0000001, 0x38, 0, PutAll },
+ { "SED", 0x0000001, 0xf8, 0, PutAll },
+ { "SEI", 0x0000001, 0x78, 0, PutAll },
+ { "STA", 0x000A66C, 0x80, 0, PutAll },
+ { "STX", 0x000010c, 0x82, 1, PutAll },
+ { "STY", 0x000002c, 0x80, 1, PutAll },
+ { "STZ", 0x000006c, 0x04, 5, PutAll },
+ { "TAX", 0x0000001, 0xaa, 0, PutAll },
+ { "TAY", 0x0000001, 0xa8, 0, PutAll },
+ { "TRB", 0x000000c, 0x10, 1, PutAll },
+ { "TSB", 0x000000c, 0x00, 1, PutAll },
+ { "TSX", 0x0000001, 0xba, 0, PutAll },
+ { "TXA", 0x0000001, 0x8a, 0, PutAll },
+ { "TXS", 0x0000001, 0x9a, 0, PutAll },
+ { "TYA", 0x0000001, 0x98, 0, PutAll }
+ }
+};
+
+/* Instruction table for the 65C02 */
+#define INS_COUNT_65C02 98
+static const struct {
+ unsigned Count;
+ InsDesc Ins[INS_COUNT_65C02];
+} InsTab65C02 = {
+ INS_COUNT_65C02,
+ {
+ { "ADC", 0x080A66C, 0x60, 0, PutAll },
+ { "AND", 0x080A66C, 0x20, 0, PutAll },
+ { "ASL", 0x000006e, 0x02, 1, PutAll },
+ { "BBR0", 0x0000000, 0x0F, 0, PutBitBranch },
+ { "BBR1", 0x0000000, 0x1F, 0, PutBitBranch },
+ { "BBR2", 0x0000000, 0x2F, 0, PutBitBranch },
+ { "BBR3", 0x0000000, 0x3F, 0, PutBitBranch },
+ { "BBR4", 0x0000000, 0x4F, 0, PutBitBranch },
+ { "BBR5", 0x0000000, 0x5F, 0, PutBitBranch },
+ { "BBR6", 0x0000000, 0x6F, 0, PutBitBranch },
+ { "BBR7", 0x0000000, 0x7F, 0, PutBitBranch },
+ { "BBS0", 0x0000000, 0x8F, 0, PutBitBranch },
+ { "BBS1", 0x0000000, 0x9F, 0, PutBitBranch },
+ { "BBS2", 0x0000000, 0xAF, 0, PutBitBranch },
+ { "BBS3", 0x0000000, 0xBF, 0, PutBitBranch },
+ { "BBS4", 0x0000000, 0xCF, 0, PutBitBranch },
+ { "BBS5", 0x0000000, 0xDF, 0, PutBitBranch },
+ { "BBS6", 0x0000000, 0xEF, 0, PutBitBranch },
+ { "BBS7", 0x0000000, 0xFF, 0, PutBitBranch },
+ { "BCC", 0x0020000, 0x90, 0, PutPCRel8 },
+ { "BCS", 0x0020000, 0xb0, 0, PutPCRel8 },
+ { "BEQ", 0x0020000, 0xf0, 0, PutPCRel8 },
+ { "BIT", 0x0A0006C, 0x00, 2, PutAll },
+ { "BMI", 0x0020000, 0x30, 0, PutPCRel8 },
+ { "BNE", 0x0020000, 0xd0, 0, PutPCRel8 },
+ { "BPL", 0x0020000, 0x10, 0, PutPCRel8 },
+ { "BRA", 0x0020000, 0x80, 0, PutPCRel8 },
+ { "BRK", 0x0000001, 0x00, 0, PutAll },
+ { "BVC", 0x0020000, 0x50, 0, PutPCRel8 },
+ { "BVS", 0x0020000, 0x70, 0, PutPCRel8 },
+ { "CLC", 0x0000001, 0x18, 0, PutAll },
+ { "CLD", 0x0000001, 0xd8, 0, PutAll },
+ { "CLI", 0x0000001, 0x58, 0, PutAll },
+ { "CLV", 0x0000001, 0xb8, 0, PutAll },
+ { "CMP", 0x080A66C, 0xc0, 0, PutAll },
+ { "CPX", 0x080000C, 0xe0, 1, PutAll },
+ { "CPY", 0x080000C, 0xc0, 1, PutAll },
+ { "DEA", 0x0000001, 0x00, 3, PutAll }, /* == DEC */
+ { "DEC", 0x000006F, 0x00, 3, PutAll },
+ { "DEX", 0x0000001, 0xca, 0, PutAll },
+ { "DEY", 0x0000001, 0x88, 0, PutAll },
+ { "EOR", 0x080A66C, 0x40, 0, PutAll },
+ { "INA", 0x0000001, 0x00, 4, PutAll }, /* == INC */
+ { "INC", 0x000006f, 0x00, 4, PutAll },
+ { "INX", 0x0000001, 0xe8, 0, PutAll },
+ { "INY", 0x0000001, 0xc8, 0, PutAll },
+ { "JMP", 0x0010808, 0x4c, 6, PutAll },
+ { "JSR", 0x0000008, 0x20, 7, PutAll },
+ { "LDA", 0x080A66C, 0xa0, 0, PutAll },
+ { "LDX", 0x080030C, 0xa2, 1, PutAll },
+ { "LDY", 0x080006C, 0xa0, 1, PutAll },
+ { "LSR", 0x000006F, 0x42, 1, PutAll },
+ { "NOP", 0x0000001, 0xea, 0, PutAll },
+ { "ORA", 0x080A66C, 0x00, 0, PutAll },
+ { "PHA", 0x0000001, 0x48, 0, PutAll },
+ { "PHP", 0x0000001, 0x08, 0, PutAll },
+ { "PHX", 0x0000001, 0xda, 0, PutAll },
+ { "PHY", 0x0000001, 0x5a, 0, PutAll },
+ { "PLA", 0x0000001, 0x68, 0, PutAll },
+ { "PLP", 0x0000001, 0x28, 0, PutAll },
+ { "PLX", 0x0000001, 0xfa, 0, PutAll },
+ { "PLY", 0x0000001, 0x7a, 0, PutAll },
+ { "RMB0", 0x0000004, 0x07, 1, PutAll },
+ { "RMB1", 0x0000004, 0x17, 1, PutAll },
+ { "RMB2", 0x0000004, 0x27, 1, PutAll },
+ { "RMB3", 0x0000004, 0x37, 1, PutAll },
+ { "RMB4", 0x0000004, 0x47, 1, PutAll },
+ { "RMB5", 0x0000004, 0x57, 1, PutAll },
+ { "RMB6", 0x0000004, 0x67, 1, PutAll },
+ { "RMB7", 0x0000004, 0x77, 1, PutAll },
+ { "ROL", 0x000006F, 0x22, 1, PutAll },
+ { "ROR", 0x000006F, 0x62, 1, PutAll },
+ { "RTI", 0x0000001, 0x40, 0, PutAll },
+ { "RTS", 0x0000001, 0x60, 0, PutAll },
+ { "SBC", 0x080A66C, 0xe0, 0, PutAll },
+ { "SEC", 0x0000001, 0x38, 0, PutAll },
+ { "SED", 0x0000001, 0xf8, 0, PutAll },
+ { "SEI", 0x0000001, 0x78, 0, PutAll },
+ { "SMB0", 0x0000004, 0x87, 1, PutAll },
+ { "SMB1", 0x0000004, 0x97, 1, PutAll },
+ { "SMB2", 0x0000004, 0xA7, 1, PutAll },
+ { "SMB3", 0x0000004, 0xB7, 1, PutAll },
+ { "SMB4", 0x0000004, 0xC7, 1, PutAll },
+ { "SMB5", 0x0000004, 0xD7, 1, PutAll },
+ { "SMB6", 0x0000004, 0xE7, 1, PutAll },
+ { "SMB7", 0x0000004, 0xF7, 1, PutAll },
+ { "STA", 0x000A66C, 0x80, 0, PutAll },
+ { "STX", 0x000010c, 0x82, 1, PutAll },
+ { "STY", 0x000002c, 0x80, 1, PutAll },
+ { "STZ", 0x000006c, 0x04, 5, PutAll },
+ { "TAX", 0x0000001, 0xaa, 0, PutAll },
+ { "TAY", 0x0000001, 0xa8, 0, PutAll },
+ { "TRB", 0x000000c, 0x10, 1, PutAll },
+ { "TSB", 0x000000c, 0x00, 1, PutAll },
+ { "TSX", 0x0000001, 0xba, 0, PutAll },
+ { "TXA", 0x0000001, 0x8a, 0, PutAll },
+ { "TXS", 0x0000001, 0x9a, 0, PutAll },
+ { "TYA", 0x0000001, 0x98, 0, PutAll }
}
};
} InsTab65816 = {
INS_COUNT_65816,
{
- { "ADC", 0x0b8f6fc, 0x60, 0, PutAll },
- { "AND", 0x0b8f6fc, 0x20, 0, PutAll },
- { "ASL", 0x000006e, 0x02, 1, PutAll },
- { "BCC", 0x0020000, 0x90, 0, PutPCRel8 },
- { "BCS", 0x0020000, 0xb0, 0, PutPCRel8 },
- { "BEQ", 0x0020000, 0xf0, 0, PutPCRel8 },
- { "BGE", 0x0020000, 0xb0, 0, PutPCRel8 }, /* == BCS */
- { "BIT", 0x0a0006c, 0x00, 2, PutAll },
- { "BLT", 0x0020000, 0x90, 0, PutPCRel8 }, /* == BCC */
- { "BMI", 0x0020000, 0x30, 0, PutPCRel8 },
- { "BNE", 0x0020000, 0xd0, 0, PutPCRel8 },
- { "BPL", 0x0020000, 0x10, 0, PutPCRel8 },
- { "BRA", 0x0020000, 0x80, 0, PutPCRel8 },
- { "BRK", 0x0000001, 0x00, 0, PutAll },
- { "BRL", 0x0040000, 0x82, 0, PutPCRel16 },
- { "BVC", 0x0020000, 0x50, 0, PutPCRel8 },
- { "BVS", 0x0020000, 0x70, 0, PutPCRel8 },
- { "CLC", 0x0000001, 0x18, 0, PutAll },
- { "CLD", 0x0000001, 0xd8, 0, PutAll },
- { "CLI", 0x0000001, 0x58, 0, PutAll },
- { "CLV", 0x0000001, 0xb8, 0, PutAll },
- { "CMP", 0x0b8f6fc, 0xc0, 0, PutAll },
- { "COP", 0x0000004, 0x02, 6, PutAll },
- { "CPA", 0x0b8f6fc, 0xc0, 0, PutAll }, /* == CMP */
- { "CPX", 0x0c0000c, 0xe0, 1, PutAll },
- { "CPY", 0x0c0000c, 0xc0, 1, PutAll },
- { "DEA", 0x0000001, 0x00, 3, PutAll }, /* == DEC */
- { "DEC", 0x000006F, 0x00, 3, PutAll },
- { "DEX", 0x0000001, 0xca, 0, PutAll },
- { "DEY", 0x0000001, 0x88, 0, PutAll },
- { "EOR", 0x0b8f6fc, 0x40, 0, PutAll },
- { "INA", 0x0000001, 0x00, 4, PutAll }, /* == INC */
- { "INC", 0x000006F, 0x00, 4, PutAll },
- { "INX", 0x0000001, 0xe8, 0, PutAll },
- { "INY", 0x0000001, 0xc8, 0, PutAll },
- { "JML", 0x0000810, 0x5c, 1, PutAll },
- { "JMP", 0x0010818, 0x4c, 6, PutAll },
- { "JSL", 0x0000010, 0x20, 7, PutAll },
- { "JSR", 0x0010018, 0x20, 7, PutAll },
- { "LDA", 0x0b8f6fc, 0xa0, 0, PutAll },
- { "LDX", 0x0c0030c, 0xa2, 1, PutAll },
- { "LDY", 0x0c0006c, 0xa0, 1, PutAll },
- { "LSR", 0x000006F, 0x42, 1, PutAll },
- { "MVN", 0x1000000, 0x54, 0, PutBlockMove },
- { "MVP", 0x1000000, 0x44, 0, PutBlockMove },
- { "NOP", 0x0000001, 0xea, 0, PutAll },
- { "ORA", 0x0b8f6fc, 0x00, 0, PutAll },
- { "PEA", 0x0000008, 0xf4, 6, PutAll },
- { "PEI", 0x0800000, 0xd4, 0, PutAll },
- { "PER", 0x0040000, 0x62, 0, PutPCRel16 },
- { "PHA", 0x0000001, 0x48, 0, PutAll },
- { "PHB", 0x0000001, 0x8b, 0, PutAll },
- { "PHD", 0x0000001, 0x0b, 0, PutAll },
- { "PHK", 0x0000001, 0x4b, 0, PutAll },
- { "PHP", 0x0000001, 0x08, 0, PutAll },
- { "PHX", 0x0000001, 0xda, 0, PutAll },
- { "PHY", 0x0000001, 0x5a, 0, PutAll },
- { "PLA", 0x0000001, 0x68, 0, PutAll },
- { "PLB", 0x0000001, 0xab, 0, PutAll },
- { "PLD", 0x0000001, 0x2b, 0, PutAll },
- { "PLP", 0x0000001, 0x28, 0, PutAll },
- { "PLX", 0x0000001, 0xfa, 0, PutAll },
- { "PLY", 0x0000001, 0x7a, 0, PutAll },
- { "REP", 0x0800000, 0xc2, 1, PutREP },
- { "ROL", 0x000006F, 0x22, 1, PutAll },
- { "ROR", 0x000006F, 0x62, 1, PutAll },
- { "RTI", 0x0000001, 0x40, 0, PutAll },
- { "RTL", 0x0000001, 0x6b, 0, PutAll },
- { "RTS", 0x0000001, 0x60, 0, PutAll },
- { "SBC", 0x0b8f6fc, 0xe0, 0, PutAll },
- { "SEC", 0x0000001, 0x38, 0, PutAll },
- { "SED", 0x0000001, 0xf8, 0, PutAll },
- { "SEI", 0x0000001, 0x78, 0, PutAll },
- { "SEP", 0x0800000, 0xe2, 1, PutSEP },
- { "STA", 0x018f6fc, 0x80, 0, PutAll },
- { "STP", 0x0000001, 0xdb, 0, PutAll },
- { "STX", 0x000010c, 0x82, 1, PutAll },
- { "STY", 0x000002c, 0x80, 1, PutAll },
- { "STZ", 0x000006c, 0x04, 5, PutAll },
- { "SWA", 0x0000001, 0xeb, 0, PutAll }, /* == XBA */
- { "TAD", 0x0000001, 0x5b, 0, PutAll }, /* == TCD */
- { "TAS", 0x0000001, 0x1b, 0, PutAll }, /* == TCS */
- { "TAX", 0x0000001, 0xaa, 0, PutAll },
- { "TAY", 0x0000001, 0xa8, 0, PutAll },
- { "TCD", 0x0000001, 0x5b, 0, PutAll },
- { "TCS", 0x0000001, 0x1b, 0, PutAll },
- { "TDA", 0x0000001, 0x7b, 0, PutAll }, /* == TDC */
- { "TDC", 0x0000001, 0x7b, 0, PutAll },
- { "TRB", 0x000000c, 0x10, 1, PutAll },
- { "TSA", 0x0000001, 0x3b, 0, PutAll }, /* == TSC */
- { "TSB", 0x000000c, 0x00, 1, PutAll },
- { "TSC", 0x0000001, 0x3b, 0, PutAll },
- { "TSX", 0x0000001, 0xba, 0, PutAll },
- { "TXA", 0x0000001, 0x8a, 0, PutAll },
- { "TXS", 0x0000001, 0x9a, 0, PutAll },
- { "TXY", 0x0000001, 0x9b, 0, PutAll },
- { "TYA", 0x0000001, 0x98, 0, PutAll },
- { "TYX", 0x0000001, 0xbb, 0, PutAll },
- { "WAI", 0x0000001, 0xcb, 0, PutAll },
- { "XBA", 0x0000001, 0xeb, 0, PutAll },
- { "XCE", 0x0000001, 0xfb, 0, PutAll }
+ { "ADC", 0x0b8f6fc, 0x60, 0, PutAll },
+ { "AND", 0x0b8f6fc, 0x20, 0, PutAll },
+ { "ASL", 0x000006e, 0x02, 1, PutAll },
+ { "BCC", 0x0020000, 0x90, 0, PutPCRel8 },
+ { "BCS", 0x0020000, 0xb0, 0, PutPCRel8 },
+ { "BEQ", 0x0020000, 0xf0, 0, PutPCRel8 },
+ { "BGE", 0x0020000, 0xb0, 0, PutPCRel8 }, /* == BCS */
+ { "BIT", 0x0a0006c, 0x00, 2, PutAll },
+ { "BLT", 0x0020000, 0x90, 0, PutPCRel8 }, /* == BCC */
+ { "BMI", 0x0020000, 0x30, 0, PutPCRel8 },
+ { "BNE", 0x0020000, 0xd0, 0, PutPCRel8 },
+ { "BPL", 0x0020000, 0x10, 0, PutPCRel8 },
+ { "BRA", 0x0020000, 0x80, 0, PutPCRel8 },
+ { "BRK", 0x0000001, 0x00, 0, PutAll },
+ { "BRL", 0x0040000, 0x82, 0, PutPCRel16 },
+ { "BVC", 0x0020000, 0x50, 0, PutPCRel8 },
+ { "BVS", 0x0020000, 0x70, 0, PutPCRel8 },
+ { "CLC", 0x0000001, 0x18, 0, PutAll },
+ { "CLD", 0x0000001, 0xd8, 0, PutAll },
+ { "CLI", 0x0000001, 0x58, 0, PutAll },
+ { "CLV", 0x0000001, 0xb8, 0, PutAll },
+ { "CMP", 0x0b8f6fc, 0xc0, 0, PutAll },
+ { "COP", 0x0000004, 0x02, 6, PutAll },
+ { "CPA", 0x0b8f6fc, 0xc0, 0, PutAll }, /* == CMP */
+ { "CPX", 0x0c0000c, 0xe0, 1, PutAll },
+ { "CPY", 0x0c0000c, 0xc0, 1, PutAll },
+ { "DEA", 0x0000001, 0x00, 3, PutAll }, /* == DEC */
+ { "DEC", 0x000006F, 0x00, 3, PutAll },
+ { "DEX", 0x0000001, 0xca, 0, PutAll },
+ { "DEY", 0x0000001, 0x88, 0, PutAll },
+ { "EOR", 0x0b8f6fc, 0x40, 0, PutAll },
+ { "INA", 0x0000001, 0x00, 4, PutAll }, /* == INC */
+ { "INC", 0x000006F, 0x00, 4, PutAll },
+ { "INX", 0x0000001, 0xe8, 0, PutAll },
+ { "INY", 0x0000001, 0xc8, 0, PutAll },
+ { "JML", 0x0000810, 0x5c, 1, PutAll },
+ { "JMP", 0x0010818, 0x4c, 6, PutAll },
+ { "JSL", 0x0000010, 0x20, 7, PutAll },
+ { "JSR", 0x0010018, 0x20, 7, PutAll },
+ { "LDA", 0x0b8f6fc, 0xa0, 0, PutAll },
+ { "LDX", 0x0c0030c, 0xa2, 1, PutAll },
+ { "LDY", 0x0c0006c, 0xa0, 1, PutAll },
+ { "LSR", 0x000006F, 0x42, 1, PutAll },
+ { "MVN", 0x1000000, 0x54, 0, PutBlockMove },
+ { "MVP", 0x1000000, 0x44, 0, PutBlockMove },
+ { "NOP", 0x0000001, 0xea, 0, PutAll },
+ { "ORA", 0x0b8f6fc, 0x00, 0, PutAll },
+ { "PEA", 0x0000008, 0xf4, 6, PutAll },
+ { "PEI", 0x0000400, 0xd4, 1, PutAll },
+ { "PER", 0x0040000, 0x62, 0, PutPCRel16 },
+ { "PHA", 0x0000001, 0x48, 0, PutAll },
+ { "PHB", 0x0000001, 0x8b, 0, PutAll },
+ { "PHD", 0x0000001, 0x0b, 0, PutAll },
+ { "PHK", 0x0000001, 0x4b, 0, PutAll },
+ { "PHP", 0x0000001, 0x08, 0, PutAll },
+ { "PHX", 0x0000001, 0xda, 0, PutAll },
+ { "PHY", 0x0000001, 0x5a, 0, PutAll },
+ { "PLA", 0x0000001, 0x68, 0, PutAll },
+ { "PLB", 0x0000001, 0xab, 0, PutAll },
+ { "PLD", 0x0000001, 0x2b, 0, PutAll },
+ { "PLP", 0x0000001, 0x28, 0, PutAll },
+ { "PLX", 0x0000001, 0xfa, 0, PutAll },
+ { "PLY", 0x0000001, 0x7a, 0, PutAll },
+ { "REP", 0x0800000, 0xc2, 1, PutREP },
+ { "ROL", 0x000006F, 0x22, 1, PutAll },
+ { "ROR", 0x000006F, 0x62, 1, PutAll },
+ { "RTI", 0x0000001, 0x40, 0, PutAll },
+ { "RTL", 0x0000001, 0x6b, 0, PutAll },
+ { "RTS", 0x0000001, 0x60, 0, PutRTS },
+ { "SBC", 0x0b8f6fc, 0xe0, 0, PutAll },
+ { "SEC", 0x0000001, 0x38, 0, PutAll },
+ { "SED", 0x0000001, 0xf8, 0, PutAll },
+ { "SEI", 0x0000001, 0x78, 0, PutAll },
+ { "SEP", 0x0800000, 0xe2, 1, PutSEP },
+ { "STA", 0x018f6fc, 0x80, 0, PutAll },
+ { "STP", 0x0000001, 0xdb, 0, PutAll },
+ { "STX", 0x000010c, 0x82, 1, PutAll },
+ { "STY", 0x000002c, 0x80, 1, PutAll },
+ { "STZ", 0x000006c, 0x04, 5, PutAll },
+ { "SWA", 0x0000001, 0xeb, 0, PutAll }, /* == XBA */
+ { "TAD", 0x0000001, 0x5b, 0, PutAll }, /* == TCD */
+ { "TAS", 0x0000001, 0x1b, 0, PutAll }, /* == TCS */
+ { "TAX", 0x0000001, 0xaa, 0, PutAll },
+ { "TAY", 0x0000001, 0xa8, 0, PutAll },
+ { "TCD", 0x0000001, 0x5b, 0, PutAll },
+ { "TCS", 0x0000001, 0x1b, 0, PutAll },
+ { "TDA", 0x0000001, 0x7b, 0, PutAll }, /* == TDC */
+ { "TDC", 0x0000001, 0x7b, 0, PutAll },
+ { "TRB", 0x000000c, 0x10, 1, PutAll },
+ { "TSA", 0x0000001, 0x3b, 0, PutAll }, /* == TSC */
+ { "TSB", 0x000000c, 0x00, 1, PutAll },
+ { "TSC", 0x0000001, 0x3b, 0, PutAll },
+ { "TSX", 0x0000001, 0xba, 0, PutAll },
+ { "TXA", 0x0000001, 0x8a, 0, PutAll },
+ { "TXS", 0x0000001, 0x9a, 0, PutAll },
+ { "TXY", 0x0000001, 0x9b, 0, PutAll },
+ { "TYA", 0x0000001, 0x98, 0, PutAll },
+ { "TYX", 0x0000001, 0xbb, 0, PutAll },
+ { "WAI", 0x0000001, 0xcb, 0, PutAll },
+ { "XBA", 0x0000001, 0xeb, 0, PutAll },
+ { "XCE", 0x0000001, 0xfb, 0, PutAll }
}
};
static const InsTable* InsTabs[CPU_COUNT] = {
(const InsTable*) &InsTab6502,
(const InsTable*) &InsTab65SC02,
+ (const InsTable*) &InsTab65C02,
(const InsTable*) &InsTab65816,
#ifdef SUNPLUS
(const InsTable*) &InsTabSunPlus,
-#else
- NULL,
#endif
};
const InsTable* InsTab = (const InsTable*) &InsTab6502;
0x00, 0x00, 0x05, 0x0D, 0x0F, 0x15, 0x1D, 0x1F,
0x00, 0x19, 0x12, 0x00, 0x07, 0x11, 0x17, 0x01,
0x00, 0x00, 0x00, 0x03, 0x13, 0x09, 0x00, 0x09,
- 0x00
+ 0x00
},
{ /* Table 1 */
0x08, 0x08, 0x04, 0x0C, 0x00, 0x14, 0x1C, 0x00,
0x14, 0x1C, 0x00, 0x80, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
- 0x00
+ 0x00
},
{ /* Table 2 */
0x00, 0x00, 0x24, 0x2C, 0x0F, 0x34, 0x3C, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x89, 0x00, 0x00,
- 0x00
+ 0x00
},
{ /* Table 3 */
0x3A, 0x3A, 0xC6, 0xCE, 0x00, 0xD6, 0xDE, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
- 0x00
+ 0x00
},
{ /* Table 4 */
0x1A, 0x1A, 0xE6, 0xEE, 0x00, 0xF6, 0xFE, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
- 0x00
+ 0x00
},
{ /* Table 5 */
0x00, 0x00, 0x60, 0x98, 0x00, 0x70, 0x9E, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
- 0x00
+ 0x00
},
{ /* Table 6 */
0x00, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x20, 0x00, 0x00, 0x00, 0x00,
0x30, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
- 0x00
+ 0x00
},
{ /* Table 7 */
0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0xDC, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
- 0x00
+ 0x00
},
{ /* Table 8 */
0x00, 0x40, 0x01, 0x41, 0x00, 0x09, 0x49, 0x00,
/* Table that encodes the additional bytes for each instruction */
unsigned char ExtBytes [AMI_COUNT] = {
- 0, /* Implicit */
- 0, /* Accu */
- 1, /* Direct */
- 2, /* Absolute */
- 3, /* Absolute long */
- 1, /* Direct,X */
- 2, /* Absolute,X */
- 3, /* Absolute long,X */
- 1, /* Direct,Y */
- 2, /* Absolute,Y */
- 1, /* (Direct) */
- 2, /* (Absolute) */
- 1, /* [Direct] */
- 1, /* (Direct),Y */
- 1, /* [Direct],Y */
- 1, /* (Direct,X) */
- 2, /* (Absolute,X) */
- 1, /* Relative short */
- 2, /* Relative long */
- 1, /* r,s */
- 1, /* (r,s),y */
- 1, /* Immidiate accu */
- 1, /* Immidiate index */
+ 0, /* Implicit */
+ 0, /* Accu */
+ 1, /* Direct */
+ 2, /* Absolute */
+ 3, /* Absolute long */
+ 1, /* Direct,X */
+ 2, /* Absolute,X */
+ 3, /* Absolute long,X */
+ 1, /* Direct,Y */
+ 2, /* Absolute,Y */
+ 1, /* (Direct) */
+ 2, /* (Absolute) */
+ 1, /* [Direct] */
+ 1, /* (Direct),Y */
+ 1, /* [Direct],Y */
+ 1, /* (Direct,X) */
+ 2, /* (Absolute,X) */
+ 1, /* Relative short */
+ 2, /* Relative long */
+ 1, /* r,s */
+ 1, /* (r,s),y */
+ 1, /* Immidiate accu */
+ 1, /* Immidiate index */
1, /* Immidiate byte */
- 2 /* Blockmove */
+ 2 /* Blockmove */
};
/*****************************************************************************/
-/* Handler functions */
+/* Handler functions */
/*****************************************************************************/
-static long PutImmed8 (const InsDesc* Ins)
-/* Parse and emit an immediate 8 bit instruction. Return the value of the
- * operand if it's available and const.
+static int EvalEA (const InsDesc* Ins, EffAddr* A)
+/* Evaluate the effective address. All fields in A will be valid after calling
+ * this function. The function returns true on success and false on errors.
*/
{
- ExprNode* Expr;
- ExprNode* Bank;
- unsigned long AddrMode;
- unsigned char OpCode;
- long Val = -1;
-
- /* Get the addressing mode used */
- GetEA (&AddrMode, &Expr, &Bank);
+ /* Get the set of possible addressing modes */
+ GetEA (A);
/* From the possible addressing modes, remove the ones that are invalid
* for this instruction or CPU.
*/
- AddrMode &= Ins->AddrMode;
+ A->AddrModeSet &= Ins->AddrMode;
- /* If we have possible zero page addressing modes, and the expression
- * involved (if any) is not in byte range, remove the zero page addressing
- * modes.
+ /* If we have an expression, check it and remove any addressing modes that
+ * are too small for the expression size. Since we have to study the
+ * expression anyway, do also replace it by a simpler one if possible.
*/
- if (Expr && (AddrMode & AM_ZP) && !IsByteExpr (Expr)) {
- AddrMode &= ~AM_ZP;
+ if (A->Expr) {
+ ExprDesc ED;
+ ED_Init (&ED);
+
+ /* Study the expression */
+ StudyExpr (A->Expr, &ED);
+
+ /* Simplify it if possible */
+ A->Expr = SimplifyExpr (A->Expr, &ED);
+
+ /* If we don't know how big the expression is, assume the default
+ * address size for data.
+ */
+ if (ED.AddrSize == ADDR_SIZE_DEFAULT) {
+ ED.AddrSize = DataAddrSize;
+ }
+
+ /* Check the size */
+ switch (ED.AddrSize) {
+
+ case ADDR_SIZE_ABS:
+ A->AddrModeSet &= ~AM_SET_ZP;
+ break;
+
+ case ADDR_SIZE_FAR:
+ A->AddrModeSet &= ~(AM_SET_ZP | AM_SET_ABS);
+ break;
+ }
+
+ /* Free any resource associated with the expression desc */
+ ED_Done (&ED);
}
/* Check if we have any adressing modes left */
- if (AddrMode == 0) {
- Error (ERR_ILLEGAL_ADDR_MODE);
- return -1;
+ if (A->AddrModeSet == 0) {
+ Error ("Illegal addressing mode");
+ return 0;
+ }
+ A->AddrMode = BitFind (A->AddrModeSet);
+ A->AddrModeBit = (0x01UL << A->AddrMode);
+
+ /* If the instruction has a one byte operand and immediate addressing is
+ * allowed but not used, check for an operand expression in the form
+ * <label or >label, where label is a far or absolute label. If found,
+ * emit a warning. This warning protects against a typo, where the '#'
+ * for the immediate operand is omitted.
+ */
+ if (A->Expr && (Ins->AddrMode & AM_IMM) &&
+ (A->AddrModeSet & (AM_DIR | AM_ABS | AM_ABS_LONG)) &&
+ ExtBytes[A->AddrMode] == 1) {
+
+ /* Found, check the expression */
+ ExprNode* Left = A->Expr->Left;
+ if ((A->Expr->Op == EXPR_BYTE0 || A->Expr->Op == EXPR_BYTE1) &&
+ Left->Op == EXPR_SYMBOL &&
+ GetSymAddrSize (Left->V.Sym) != ADDR_SIZE_ZP) {
+
+ /* Output a warning */
+ Warning (1, "Suspicious address expression");
+ }
}
- AddrMode = BitFind (AddrMode);
/* Build the opcode */
- OpCode = Ins->BaseCode | EATab [Ins->ExtCode][AddrMode];
+ A->Opcode = Ins->BaseCode | EATab[Ins->ExtCode][A->AddrMode];
+
+ /* Success */
+ return 1;
+}
+
+
+
+static void EmitCode (EffAddr* A)
+/* Output code for the data in A */
+{
+ /* Check how many extension bytes are needed and output the instruction */
+ switch (ExtBytes[A->AddrMode]) {
+
+ case 0:
+ Emit0 (A->Opcode);
+ break;
+
+ case 1:
+ Emit1 (A->Opcode, A->Expr);
+ break;
+
+ case 2:
+ if (CPU == CPU_65816 && (A->AddrModeBit & (AM_ABS | AM_ABS_X | AM_ABS_Y))) {
+ /* This is a 16 bit mode that uses an address. If in 65816,
+ * mode, force this address into 16 bit range to allow
+ * addressing inside a 64K segment.
+ */
+ Emit2 (A->Opcode, GenWordExpr (A->Expr));
+ } else {
+ Emit2 (A->Opcode, A->Expr);
+ }
+ break;
+
+ case 3:
+ /* Far argument */
+ Emit3 (A->Opcode, A->Expr);
+ break;
+
+ default:
+ Internal ("Invalid operand byte count: %u", ExtBytes[A->AddrMode]);
+
+ }
+}
+
+
+
+static long PutImmed8 (const InsDesc* Ins)
+/* Parse and emit an immediate 8 bit instruction. Return the value of the
+ * operand if it's available and const.
+ */
+{
+ EffAddr A;
+ long Val = -1;
+
+ /* Evaluate the addressing mode */
+ if (EvalEA (Ins, &A) == 0) {
+ /* An error occurred */
+ return -1L;
+ }
/* If we have an expression and it's const, get it's value */
- if (Expr && IsConstExpr (Expr)) {
- Val = GetExprVal (Expr);
+ if (A.Expr) {
+ (void) IsConstExpr (A.Expr, &Val);
}
/* Check how many extension bytes are needed and output the instruction */
- switch (ExtBytes [AddrMode]) {
+ switch (ExtBytes[A.AddrMode]) {
- case 1:
- Emit1 (OpCode, Expr);
+ case 1:
+ Emit1 (A.Opcode, A.Expr);
break;
default:
- Internal ("Invalid operand byte count: %u", ExtBytes [AddrMode]);
+ Internal ("Invalid operand byte count: %u", ExtBytes[A.AddrMode]);
}
/* Return the expression value */
static void PutPCRel8 (const InsDesc* Ins)
/* Handle branches with a 8 bit distance */
{
- EmitPCRel (Ins->BaseCode, BranchExpr (2), 1);
+ EmitPCRel (Ins->BaseCode, GenBranchExpr (2), 1);
}
static void PutPCRel16 (const InsDesc* Ins)
/* Handle branches with an 16 bit distance and PER */
{
- EmitPCRel (Ins->BaseCode, BranchExpr (3), 2);
+ EmitPCRel (Ins->BaseCode, GenBranchExpr (3), 2);
}
+static void PutBitBranch (const InsDesc* Ins)
+/* Handle 65C02 branch on bit condition */
+{
+ Emit0 (Ins->BaseCode);
+ EmitByte (Expression ());
+ ConsumeComma ();
+ EmitSigned (GenBranchExpr (1), 1);
+}
+
+
+
static void PutREP (const InsDesc* Ins)
/* Emit a REP instruction, track register sizes */
{
/* Check the range for Val. */
if (Val < 0) {
/* We had an error */
- Warning (WARN_CANNOT_TRACK_STATUS);
+ Warning (1, "Cannot track processor status byte");
} else {
if (Val & 0x10) {
- /* Index registers to 16 bit */
- ExtBytes [AMI_IMM_INDEX] = 2;
+ /* Index registers to 16 bit */
+ ExtBytes[AMI_IMM_INDEX] = 2;
}
if (Val & 0x20) {
- /* Accu to 16 bit */
- ExtBytes [AMI_IMM_ACCU] = 2;
+ /* Accu to 16 bit */
+ ExtBytes[AMI_IMM_ACCU] = 2;
}
}
}
/* Check the range for Val. */
if (Val < 0) {
/* We had an error */
- Warning (WARN_CANNOT_TRACK_STATUS);
+ Warning (1, "Cannot track processor status byte");
} else {
if (Val & 0x10) {
/* Index registers to 8 bit */
-static void PutAll (const InsDesc* Ins)
-/* Handle all other instructions */
+static void PutJMP (const InsDesc* Ins)
+/* Handle the jump instruction for the 6502. Problem is that these chips have
+ * a bug: If the address crosses a page, the upper byte gets not corrected and
+ * the instruction will fail. The PutJmp function will add a linker assertion
+ * to check for this case and is otherwise identical to PutAll.
+ */
{
- ExprNode* Expr;
- ExprNode* Bank;
- unsigned long AddrModeSet;
- unsigned char OpCode;
- unsigned AddrMode;
- unsigned long AddrModeBit;
-
- /* Get the addressing mode used */
- GetEA (&AddrModeSet, &Expr, &Bank);
-
- /* From the possible addressing modes, remove the ones that are invalid
- * for this instruction or CPU.
- */
- AddrModeSet &= Ins->AddrMode;
+ EffAddr A;
- /* If we have possible zero page addressing modes, and the expression
- * involved (if any) is not in byte range, remove the zero page addressing
- * modes.
- */
- if (Expr && (AddrModeSet & AM_ZP) && !IsByteExpr (Expr)) {
- AddrModeSet &= ~AM_ZP;
- }
+ /* Evaluate the addressing mode used */
+ if (EvalEA (Ins, &A)) {
- /* Check if we have any adressing modes left */
- if (AddrModeSet == 0) {
- Error (ERR_ILLEGAL_ADDR_MODE);
- return;
- }
- AddrMode = BitFind (AddrModeSet);
+ /* Check for indirect addressing */
+ if (A.AddrModeBit & AM_ABS_IND) {
- /* If the instruction has a one byte operand and immediate addressing is
- * allowed but not used, check for an operand expression in the form
- * <label or >label, where label is a far or absolute label. If found,
- * emit a warning. This warning protects against a typo, where the '#'
- * for the immediate operand is omitted.
- */
- if (Expr && (Ins->AddrMode & AM_IMM) &&
- (AddrModeSet & (AM_DIR | AM_ABS | AM_ABS_LONG)) &&
- ExtBytes[AddrMode] == 1) {
+ /* Compare the low byte of the expression to 0xFF to check for
+ * a page cross. Be sure to use a copy of the expression otherwise
+ * things will go weird later.
+ */
+ ExprNode* E = GenNE (GenByteExpr (CloneExpr (A.Expr)), 0xFF);
- /* Found, check the expression */
- ExprNode* Left = Expr->Left;
- if ((Expr->Op == EXPR_BYTE0 || Expr->Op == EXPR_BYTE1) &&
- Left->Op == EXPR_SYMBOL &&
- !SymIsZP (Left->V.Sym)) {
+ /* Generate the message */
+ unsigned Msg = GetStringId ("\"jmp (abs)\" across page border");
- /* Output a warning */
- Warning (WARN_SUSPICIOUS_ADDREXPR);
+ /* Generate the assertion */
+ AddAssertion (E, ASSERT_ACT_WARN, Msg);
}
+
+ /* No error, output code */
+ EmitCode (&A);
}
+}
- /* Build the opcode */
- OpCode = Ins->BaseCode | EATab [Ins->ExtCode][AddrMode];
- /* Check how many extension bytes are needed and output the instruction */
- switch (ExtBytes[AddrMode]) {
- case 0:
- Emit0 (OpCode);
- break;
-
- case 1:
- Emit1 (OpCode, Expr);
- break;
-
- case 2:
- AddrModeBit = (1L << AddrMode);
- if (CPU == CPU_65816 && (AddrModeBit & (AM_ABS | AM_ABS_X | AM_ABS_Y))) {
- /* This is a 16 bit mode that uses an address. If in 65816,
- * mode, force this address into 16 bit range to allow
- * addressing inside a 64K segment.
- */
- Emit2 (OpCode, ForceWordExpr (Expr));
- } else {
- Emit2 (OpCode, Expr);
- }
- break;
+static void PutRTS (const InsDesc* Ins attribute ((unused)))
+/* Handle the RTS instruction for the 816. In smart mode emit a RTL opcode if
+ * the enclosing scope is FAR.
+ */
+{
+ if (SmartMode && CurrentScope->AddrSize == ADDR_SIZE_FAR) {
+ Emit0 (0x6B); /* RTL */
+ } else {
+ Emit0 (0x60); /* RTS */
+ }
+}
- case 3:
- if (Bank) {
- /* Separate bank given */
- Emit3b (OpCode, Expr, Bank);
- } else {
- /* One far argument */
- Emit3 (OpCode, Expr);
- }
- break;
- default:
- Internal ("Invalid operand byte count: %u", ExtBytes [AddrMode]);
+static void PutAll (const InsDesc* Ins)
+/* Handle all other instructions */
+{
+ EffAddr A;
+
+ /* Evaluate the addressing mode used */
+ if (EvalEA (Ins, &A)) {
+ /* No error, output code */
+ EmitCode (&A);
}
}
CPU = NewCPU;
InsTab = InsTabs[CPU];
} else {
- Error (ERR_CPU_NOT_SUPPORTED);
+ Error ("CPU not supported");
}
}
* instruction table. If not, return -1.
*/
{
- const InsDesc* I;
- char Key [sizeof (I->Mnemonic)];
-
- /* Accept only strings with the right length */
- if (strlen (Ident) != sizeof (I->Mnemonic)-1) {
- /* Wrong length */
- return -1;
- }
+ unsigned I;
+ const InsDesc* ID;
+ char Key[sizeof (ID->Mnemonic)];
/* Make a copy, and uppercase that copy */
- Key [0] = toupper (Ident [0]);
- Key [1] = toupper (Ident [1]);
- Key [2] = toupper (Ident [2]);
- Key [3] = '\0';
+ I = 0;
+ while (Ident[I] != '\0') {
+ /* If the identifier is longer than the longest mnemonic, it cannot
+ * be one.
+ */
+ if (I >= sizeof (Key) - 1) {
+ /* Not found, no need for further action */
+ return -1;
+ }
+ Key[I] = toupper ((unsigned char)Ident[I]);
+ ++I;
+ }
+ Key[I] = '\0';
/* Search for the key */
- I = bsearch (Key, InsTab->Ins, InsTab->Count, sizeof (InsDesc), CmpName);
- if (I == 0) {
+ ID = bsearch (Key, InsTab->Ins, InsTab->Count, sizeof (InsDesc), CmpName);
+ if (ID == 0) {
/* Not found */
return -1;
} else {
/* Found, return the entry */
- return I - InsTab->Ins;
+ return ID - InsTab->Ins;
}
}
projects / cc65 / blobdiff