]> git.sur5r.net Git - u-boot/commit
arm: zynq: Label whole PL part as fpga_full region
authorMichal Simek <michal.simek@xilinx.com>
Tue, 14 Feb 2017 16:40:21 +0000 (17:40 +0100)
committerMichal Simek <michal.simek@xilinx.com>
Wed, 2 Aug 2017 07:11:51 +0000 (09:11 +0200)
commit0b180d02a30191478ec8088661049e19930253f7
treef43f64b13e373fef33bf6558be02171fb27c31e8
parent6364a5d4bd55beeedc11171419acd0bdff17a599
arm: zynq: Label whole PL part as fpga_full region

This will simplify dt overlay structure for the whole PL.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Reviewed-by: Moritz Fischer <moritz.fischer@ettus.com>
arch/arm/dts/zynq-7000.dtsi