]> git.sur5r.net Git - u-boot/commit
imx: mx6q DDR3 init: Fix RST_to_CKE
authorBenoît Thébaudeau <benoit.thebaudeau@advansee.com>
Wed, 30 Jan 2013 11:19:16 +0000 (11:19 +0000)
committerStefano Babic <sbabic@denx.de>
Tue, 12 Feb 2013 12:52:31 +0000 (13:52 +0100)
commit1791b1f97f71bb4f110ca851ab10479640b7bc05
tree01d05a71d77785352afd7c0e006f26b1effa0c19
parentada02b84636242f5142f74016dbedb50889e93d0
imx: mx6q DDR3 init: Fix RST_to_CKE

MMDC1_MDOR.RST_to_CKE should be set to 500 µs according to the JEDEC
specification for DDR3. With a cycle of 15.258 µs, this gives 33 cycles encoded
as 0x23 for the bit-field MMDC1_MDOR[5:0].

Signed-off-by: Benoît Thébaudeau <benoit.thebaudeau@advansee.com>
board/freescale/imx/ddr/mx6q_4x_mt41j128.cfg