]> git.sur5r.net Git - openocd/commit
projects / openocd / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d19fafc) | patch
Add new target type: OpenRISC
authorFranck Jullien <franck.jullien@gmail.com>
Thu, 8 Aug 2013 21:45:47 +0000 (23:45 +0200)
committerSpencer Oliver <spen@spen-soft.co.uk>
Thu, 26 Sep 2013 09:52:56 +0000 (09:52 +0000)
commit4e79b48e2c7e535ef21178a69788c15b571c72ff
treea3f340d856d4272e3545158ecdc3b32c9a910c73tree | snapshot
parentd19fafc8bdb30974e70bfc5a6ce63e7578b6e3b2commit | diff
Add new target type: OpenRISC

Add support for OpenRISC target. This implementation
supports the adv_debug_sys debug unit core. The mohor
dbg_if is not supported. Support for mohor TAP core
and Altera Virtual JTAG core are also provided.

Change-Id: I3b1cfab1bbb28e497c4fca6ed1bd3a4362609b72
Signed-off-by: Franck Jullien <franck.jullien@gmail.com>
Reviewed-on: http://openocd.zylin.com/1547
Tested-by: jenkins
Reviewed-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
16 files changed:
configure.ac diff | blob | history
doc/openocd.texi diff | blob | history
src/helper/binarybuffer.c diff | blob | history
src/helper/binarybuffer.h diff | blob | history
src/target/Makefile.am diff | blob | history
src/target/openrisc/Makefile.am [new file with mode: 0644] blob
src/target/openrisc/or1k.c [new file with mode: 0644] blob
src/target/openrisc/or1k.h [new file with mode: 0644] blob
src/target/openrisc/or1k_du.h [new file with mode: 0644] blob
src/target/openrisc/or1k_du_adv.c [new file with mode: 0644] blob
src/target/openrisc/or1k_tap.h [new file with mode: 0644] blob
src/target/openrisc/or1k_tap_mohor.c [new file with mode: 0644] blob
src/target/openrisc/or1k_tap_vjtag.c [new file with mode: 0644] blob
src/target/target.c diff | blob | history
tcl/board/or1k_generic.cfg [new file with mode: 0644] blob
tcl/target/or1k.cfg [new file with mode: 0644] blob
Cloned from https://git.code.sf.net/p/openocd/code