]> git.sur5r.net Git - freertos/commit
projects / freertos / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8ac2c5c) | patch
Re-org of RISC-V file structure and naming step 2.
authorrtel <rtel@1d2547de-c912-0410-9cb9-b8ca96c0e9e2>
Sun, 30 Dec 2018 23:53:47 +0000 (23:53 +0000)
committerrtel <rtel@1d2547de-c912-0410-9cb9-b8ca96c0e9e2>
Sun, 30 Dec 2018 23:53:47 +0000 (23:53 +0000)
commitf7fa3e0bc24519d2605efe81d16ece1fbeb5e286
tree3037d894090dcb479f7c9ec166e7c177dd99f497tree | snapshot
parent8ac2c5cb01b2c5eb89d49528dcc4aefbbcb71d03commit | diff
Re-org of RISC-V file structure and naming step 2.

git-svn-id: https://svn.code.sf.net/p/freertos/code/trunk@2620 1d2547de-c912-0410-9cb9-b8ca96c0e9e2
FreeRTOS/Demo/RISC-V-Qemu-sifive_e-FreedomStudio/.cproject diff | blob | history
FreeRTOS/Demo/RISC-V_Renode_Emulator_SoftConsole/.cproject diff | blob | history
FreeRTOS/Demo/RISC-V_Renode_Emulator_SoftConsole/Microsemi_Code/riscv_hal/entry.S diff | blob | history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/chip_specific_extensions/Pulpino_Vega_RV32M1RM/freertos_risc_v_chip_specific_extensions.h [new file with mode: 0644] blob
FreeRTOS/Source/portable/GCC/RISC-V-RV32/chip_specific_extensions/Pulpino_Vega_RV32M1RM/freertos_risc_v_port_specific_extensions.h [deleted file] blob | history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/chip_specific_extensions/readme.txt [new file with mode: 0644] blob
FreeRTOS/Source/portable/GCC/RISC-V-RV32/freertos_risc_v_chip_specific_extensions.h [new file with mode: 0644] blob
FreeRTOS/Source/portable/GCC/RISC-V-RV32/freertos_risc_v_port_specific_extensions.h [deleted file] blob | history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/portASM.S diff | blob | history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/readme.txt diff | blob | history
FreeRTOS imported from SF.net SVN