summary |
shortlog |
log |
commit | commitdiff |
tree
raw |
patch |
inline | side by side (from parent 1:
c348322)
Some board ports place TEXT_BASE at a location that would cause the
RESET_VECTOR_ADDRESS not to be at 0xfffffffc when we link. By default
we assume RESET_VECTOR_ADDRESS will be 0xfffffffc if the board doesn't
explicitly set it.
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Acked-by: Wolfgang Denk <wd@denx.de>
ifndef TEXT_BASE
TEXT_BASE = 0xeff80000
endif
ifndef TEXT_BASE
TEXT_BASE = 0xeff80000
endif
+
+RESET_VECTOR_ADDRESS = 0xeffffffc
ifndef TEXT_BASE
TEXT_BASE = 0xeff80000
endif
ifndef TEXT_BASE
TEXT_BASE = 0xeff80000
endif
+
+RESET_VECTOR_ADDRESS = 0xeffffffc
ifndef TEXT_BASE
TEXT_BASE = 0xeff80000
endif
ifndef TEXT_BASE
TEXT_BASE = 0xeff80000
endif
+
+RESET_VECTOR_ADDRESS = 0xeffffffc
ifndef TEXT_BASE
TEXT_BASE = 0xeff80000
endif
ifndef TEXT_BASE
TEXT_BASE = 0xeff80000
endif
+
+RESET_VECTOR_ADDRESS = 0xeffffffc
CPPFLAGS += -DTEXT_BASE=$(TEXT_BASE)
endif
CPPFLAGS += -DTEXT_BASE=$(TEXT_BASE)
endif
+ifneq ($(RESET_VECTOR_ADDRESS),)
+CPPFLAGS += -DRESET_VECTOR_ADDRESS=$(RESET_VECTOR_ADDRESS)
+endif
+
ifneq ($(OBJTREE),$(SRCTREE))
CPPFLAGS += -I$(OBJTREE)/include2 -I$(OBJTREE)/include
endif
ifneq ($(OBJTREE),$(SRCTREE))
CPPFLAGS += -I$(OBJTREE)/include2 -I$(OBJTREE)/include
endif
+#ifndef RESET_VECTOR_ADDRESS
+#define RESET_VECTOR_ADDRESS 0xfffffffc
+#endif
+
OUTPUT_ARCH(powerpc)
/* Do we need any of these for elf?
__DYNAMIC = 0; */
OUTPUT_ARCH(powerpc)
/* Do we need any of these for elf?
__DYNAMIC = 0; */
. = ALIGN(256);
__init_end = .;
. = ALIGN(256);
__init_end = .;
- .bootpg ADDR(.text) + 0x7f000 :
+ .bootpg RESET_VECTOR_ADDRESS - 0xffc :
{
cpu/mpc85xx/start.o (.bootpg)
} :text = 0xffff
{
cpu/mpc85xx/start.o (.bootpg)
} :text = 0xffff
- .resetvec ADDR(.text) + 0x7fffc :
+ .resetvec RESET_VECTOR_ADDRESS :
{
*(.resetvec)
} :text = 0xffff
{
*(.resetvec)
} :text = 0xffff
- . = ADDR(.text) + 0x80000;
+ . = RESET_VECTOR_ADDRESS + 0x4;
__bss_start = .;
.bss (NOLOAD) :
__bss_start = .;
.bss (NOLOAD) :