]> git.sur5r.net Git - u-boot/commitdiff
board/t1040qds: Relax IFC FPGA timings
authorPrabhakar Kushwaha <prabhakar@freescale.com>
Thu, 12 Dec 2013 06:39:01 +0000 (12:09 +0530)
committerYork Sun <yorksun@freescale.com>
Thu, 2 Jan 2014 22:10:13 +0000 (14:10 -0800)
Current IFC-FPGA TCH(Chip Select hold time with respect to WE deassertion)
is 0 i.e. 0 ns hold time on writes. This may not work on higher clock
freqencies.

So, Increase TCH as 0x8 i.e. 8 ip_clk.

Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
include/configs/T1040QDS.h

index d0ebd6aba8bb009dd996902d8093424b7f2bd4c4..8ecf188bd338ac12e13bea28d073932f6029b5f1 100644 (file)
@@ -248,7 +248,7 @@ unsigned long get_board_ddr_clk(void);
 #define CONFIG_SYS_CS3_FTIM1           (FTIM1_GPCM_TACO(0xff) | \
                                        FTIM1_GPCM_TRAD(0x3f))
 #define CONFIG_SYS_CS3_FTIM2           (FTIM2_GPCM_TCS(0x0e) | \
-                                       FTIM2_GPCM_TCH(0x0) | \
+                                       FTIM2_GPCM_TCH(0x8) | \
                                        FTIM2_GPCM_TWP(0x1f))
 #define CONFIG_SYS_CS3_FTIM3           0x0