1 /*******************************************************************************
\r
3 * This software is supplied by Renesas Electronics Corporation and is only
\r
4 * intended for use with Renesas products. No other uses are authorized. This
\r
5 * software is owned by Renesas Electronics Corporation and is protected under
\r
6 * all applicable laws, including copyright laws.
\r
7 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
\r
8 * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
\r
9 * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
\r
10 * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
\r
11 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
\r
12 * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
\r
13 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
\r
14 * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
\r
15 * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
\r
16 * Renesas reserves the right, without notice, to make changes to this software
\r
17 * and to discontinue the availability of this software. By using this software,
\r
18 * you agree to the additional terms and conditions found by accessing the
\r
20 * http://www.renesas.com/disclaimer
\r
22 * Copyright (C) 2012 Renesas Electronics Corporation. All rights reserved.
\r
23 *******************************************************************************/
\r
24 /*******************************************************************************
\r
25 * File Name : bsc_iodefine.h
\r
27 * Device(s) : Aragon
\r
28 * Tool-Chain : DS-5 Ver 5.8
\r
31 * H/W Platform : Aragon CPU Board
\r
32 * Description : Aragon Sample Program vecotr.s
\r
33 *******************************************************************************/
\r
34 /*******************************************************************************
\r
35 * History : DD.MM.YYYY Version Description
\r
36 * : 27.07.2012 0.01
\8eQ
\8dl
\8e\91\97¿
\81Fsec08_BSC_20120615.doc !!!TOSCORn
\82É
\8ed
\97l
\8f\91\82É
\82È
\82¢
\83r
\83b
\83g
\96¼
\82 \82è!!!
\r
37 *******************************************************************************/
\r
38 #ifndef __BSC_IODEFINE_H__
\r
39 #define __BSC_IODEFINE_H__
\r
41 #include "typedefine.h"
\r
43 typedef union { /* CSnBCR */
\r
44 _UDWORD LONG; /* Long Access */
\r
45 struct { /* Bit Access */
\r
47 _UDWORD BSZ:2; /* BSZ */
\r
49 _UDWORD TYPE:3; /* TYPE */
\r
51 _UDWORD IWRRS:3; /* IWRRS */
\r
52 _UDWORD IWRRD:3; /* IWRRD */
\r
53 _UDWORD IWRWS:3; /* IWRWS */
\r
54 _UDWORD IWRWD:3; /* IWRWD */
\r
55 _UDWORD IWW:3; /* IWW */
\r
59 typedef union { /* TOSCORn */
\r
60 _UDWORD LONG; /* Long Access */
\r
61 struct { /* Bit Access */
\r
62 _UDWORD xxx:16; /* xxx */ /* !!!
\83r
\83b
\83g
\96¼
\8c\88\92è
\8e\9f\91æ
\81A
\92è
\8b`
\82·
\82é!!! */
\r
67 struct st_bsc { /* struct BSC */
\r
69 _UDWORD LONG; /* Long Access */
\r
70 struct { /* Bit Access */
\r
71 _UDWORD HIZCNT:1; /* HIZCNT */
\r
72 _UDWORD HIZMEM:1; /* HIZMEM */
\r
74 _UDWORD DPRTY:2; /* DPRTY */
\r
76 _UDWORD AL0:1; /* AL0 */
\r
78 _UDWORD TL0:1; /* TL0 */
\r
82 CSnBCR CS0BCR; /* CS0BCR */
\r
83 CSnBCR CS1BCR; /* CS1BCR */
\r
84 CSnBCR CS2BCR; /* CS2BCR */
\r
85 CSnBCR CS3BCR; /* CS3BCR */
\r
86 CSnBCR CS4BCR; /* CS4BCR */
\r
87 CSnBCR CS5BCR; /* CS5BCR */
\r
88 _UBYTE wk0[12]; /* */
\r
89 union { /* CS0WCR */
\r
90 union { /* CS0WCR(NORMAL) */
\r
91 _UDWORD LONG; /* Long Access */
\r
92 struct { /* Bit Access */
\r
93 _UDWORD HW:2; /* HW */
\r
95 _UDWORD WM:1; /* WM */
\r
96 _UDWORD WR:4; /* WR */
\r
97 _UDWORD SW:2; /* SW */
\r
99 _UDWORD BAS:1; /* BAS */
\r
103 union { /* CS0WCR(BROM_ASY) */
\r
104 _UDWORD LONG; /* Long Access */
\r
105 struct { /* Bit Access */
\r
107 _UDWORD WM:1; /* WM */
\r
108 _UDWORD W:4; /* W */
\r
110 _UDWORD BW:2; /* BW */
\r
112 _UDWORD BST:2; /* BST */
\r
116 union { /* CS0WCR(BROM_SY) */
\r
117 _UDWORD LONG; /* Long Access */
\r
118 struct { /* Bit Access */
\r
120 _UDWORD WM:1; /* WM */
\r
121 _UDWORD W:4; /* W */
\r
123 _UDWORD BW:2; /* BW */
\r
128 union { /* CS1WCR */
\r
129 _UDWORD LONG; /* Long Access */
\r
130 struct { /* Bit Access */
\r
131 _UDWORD HW:2; /* HW */
\r
133 _UDWORD WM:1; /* WM */
\r
134 _UDWORD WR:4; /* WR */
\r
135 _UDWORD SW:2; /* SW */
\r
137 _UDWORD WW:3; /* WW */
\r
139 _UDWORD BAS:1; /* BAS */
\r
143 union { /* CS2WCR */
\r
144 union { /* CS2WCR(NORMAL) */
\r
145 _UDWORD LONG; /* Long Access */
\r
146 struct { /* Bit Access */
\r
148 _UDWORD WM:1; /* WM */
\r
149 _UDWORD WR:4; /* WR */
\r
151 _UDWORD BAS:1; /* BAS */
\r
155 union { /* CS2WCR(SDRAM) */
\r
156 _UDWORD LONG; /* Long Access */
\r
157 struct { /* Bit Access */
\r
159 _UDWORD A2CL:2; /* A2CL */
\r
164 union { /* CS3WCR */
\r
165 union { /* CS3WCR(NORMAL) */
\r
166 _UDWORD LONG; /* Long Access */
\r
167 struct { /* Bit Access */
\r
169 _UDWORD WM:1; /* WM */
\r
170 _UDWORD WR:4; /* WR */
\r
172 _UDWORD BAS:1; /* BAS */
\r
176 union { /* CS3WCR(SDRAM) */
\r
177 _UDWORD LONG; /* Long Access */
\r
178 struct { /* Bit Access */
\r
179 _UDWORD WTRC:2; /* WTRC */
\r
181 _UDWORD TRWL:2; /* TRWL */
\r
183 _UDWORD A3CL:2; /* A3CL */
\r
185 _UDWORD WTRCD:2; /* WTRCD */
\r
187 _UDWORD WTRP:2; /* WTRP */
\r
192 union { /* CS4WCR */
\r
193 union { /* CS4WCR(NORMAL) */
\r
194 _UDWORD LONG; /* Long Access */
\r
195 struct { /* Bit Access */
\r
196 _UDWORD HW:2; /* HW */
\r
198 _UDWORD WM:1; /* WM */
\r
199 _UDWORD WR:4; /* WR */
\r
200 _UDWORD SW:2; /* SW */
\r
202 _UDWORD WW:3; /* WW */
\r
204 _UDWORD BAS:1; /* BAS */
\r
208 union { /* CS4WCR(BROM_ASY) */
\r
209 _UDWORD LONG; /* Long Access */
\r
210 struct { /* Bit Access */
\r
211 _UDWORD HW:2; /* HW */
\r
213 _UDWORD WM:1; /* WM */
\r
214 _UDWORD W:4; /* W */
\r
215 _UDWORD SW:2; /* SW */
\r
217 _UDWORD BW:2; /* BW */
\r
219 _UDWORD BST:2; /* BST */
\r
224 union { /* CS5WCR */
\r
225 union { /* CS5WCR(NORMAL) */
\r
226 _UDWORD LONG; /* Long Access */
\r
227 struct { /* Bit Access */
\r
228 _UDWORD HW:2; /* HW */
\r
230 _UDWORD WM:1; /* WM */
\r
231 _UDWORD WR:4; /* WR */
\r
232 _UDWORD SW:2; /* SW */
\r
234 _UDWORD WW:3; /* WW */
\r
236 _UDWORD MPXWBAS:1; /* MPXW/BAS */
\r
237 _UDWORD SZSEL:1; /* SZSEL */
\r
242 _UBYTE wk1[12]; /* */
\r
244 _UDWORD LONG; /* Long Access */
\r
245 struct { /* Bit Access */
\r
246 _UDWORD A3COL:2; /* A3COL */
\r
248 _UDWORD A3ROW:2; /* A3ROW */
\r
250 _UDWORD BACTV:1; /* BACTV */
\r
251 _UDWORD PDOWN:1; /* PDOWN */
\r
252 _UDWORD RMODE:1; /* RMODE */
\r
253 _UDWORD RFSH:1; /* RFSH */
\r
255 _UDWORD DEEP:1; /* DEEP */
\r
257 _UDWORD A2COL:2; /* A2COL */
\r
259 _UDWORD A2ROW:2; /* A2ROW */
\r
263 union { /* RTCSR */
\r
264 _UDWORD LONG; /* Long Access */
\r
265 struct { /* Bit Access */
\r
266 _UDWORD RRC:3; /* RRC */
\r
267 _UDWORD CKS:3; /* CKS */
\r
268 _UDWORD CMIE:1; /* CMIE */
\r
269 _UDWORD CMF:1; /* CMF */
\r
273 union { /* RTCNT */
\r
274 _UDWORD LONG; /* Long Access */
\r
275 struct { /* Bit Access */
\r
276 _UDWORD D:32; /* D */
\r
279 union { /* RTCOR */
\r
280 _UDWORD LONG; /* Long Access */
\r
281 struct { /* Bit Access */
\r
282 _UDWORD D:32; /* D */
\r
285 _UBYTE wk2[4]; /* */
\r
286 TOSCORn TOSCOR0; /* TOSCOR0 */
\r
287 TOSCORn TOSCOR1; /* TOSCOR1 */
\r
288 TOSCORn TOSCOR2; /* TOSCOR2 */
\r
289 TOSCORn TOSCOR3; /* TOSCOR3 */
\r
290 TOSCORn TOSCOR4; /* TOSCOR4 */
\r
291 TOSCORn TOSCOR5; /* TOSCOR5 */
\r
292 _UBYTE wk3[8]; /* */
\r
293 union { /* TOSTR */
\r
294 _UDWORD LONG; /* Long Access */
\r
295 struct { /* Bit Access */
\r
296 _UDWORD CS0TOSTF:1; /* CS0TOSTF */
\r
297 _UDWORD CS1TOSTF:1; /* CS1TOSTF */
\r
298 _UDWORD CS2TOSTF:1; /* CS2TOSTF */
\r
299 _UDWORD CS3TOSTF:1; /* CS3TOSTF */
\r
300 _UDWORD CS4TOSTF:1; /* CS4TOSTF */
\r
301 _UDWORD CS5TOSTF:1; /* CS5TOSTF */
\r
305 union { /* TOENR */
\r
306 _UDWORD LONG; /* Long Access */
\r
307 struct { /* Bit Access */
\r
308 _UDWORD CS0TOEN:1; /* CS0TOEN */
\r
309 _UDWORD CS1TOEN:1; /* CS1TOEN */
\r
310 _UDWORD CS2TOEN:1; /* CS2TOEN */
\r
311 _UDWORD CS3TOEN:1; /* CS3TOEN */
\r
312 _UDWORD CS4TOEN:1; /* CS4TOEN */
\r
313 _UDWORD CS5TOEN:1; /* CS5TOEN */
\r
319 #define BSC (*(volatile struct st_bsc *)0x3FFFC000) /* BSC Address */
\r
322 #endif /* __BSC_IODEFINE_H__ */
\r