git.sur5r.net Git - freertos/blob - FreeRTOS/Demo/CORTEX_M0+_Atmel_SAMD20_XPlained/RTOSDemo/src/RegTest.c

   1 /*\r
   2     FreeRTOS V8.0.0:rc1 - Copyright (C) 2014 Real Time Engineers Ltd. \r
   3     All rights reserved\r
   4 \r
   5     VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.\r
   6 \r
   7     ***************************************************************************\r
   8      *                                                                       *\r
   9      *    FreeRTOS provides completely free yet professionally developed,    *\r
  10      *    robust, strictly quality controlled, supported, and cross          *\r
  11      *    platform software that has become a de facto standard.             *\r
  12      *                                                                       *\r
  13      *    Help yourself get started quickly and support the FreeRTOS         *\r
  14      *    project by purchasing a FreeRTOS tutorial book, reference          *\r
  15      *    manual, or both from: http://www.FreeRTOS.org/Documentation        *\r
  16      *                                                                       *\r
  17      *    Thank you!                                                         *\r
  18      *                                                                       *\r
  19     ***************************************************************************\r
  20 \r
  21     This file is part of the FreeRTOS distribution.\r
  22 \r
  23     FreeRTOS is free software; you can redistribute it and/or modify it under\r
  24     the terms of the GNU General Public License (version 2) as published by the\r
  25     Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.\r
  26 \r
  27     >>! NOTE: The modification to the GPL is included to allow you to distribute\r
  28     >>! a combined work that includes FreeRTOS without being obliged to provide\r
  29     >>! the source code for proprietary components outside of the FreeRTOS\r
  30     >>! kernel.\r
  31 \r
  32     FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY\r
  33     WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS\r
  34     FOR A PARTICULAR PURPOSE.  Full license text is available from the following\r
  35     link: http://www.freertos.org/a00114.html\r
  36 \r
  37     1 tab == 4 spaces!\r
  38 \r
  39     ***************************************************************************\r
  40      *                                                                       *\r
  41      *    Having a problem?  Start by reading the FAQ "My application does   *\r
  42      *    not run, what could be wrong?"                                     *\r
  43      *                                                                       *\r
  44      *    http://www.FreeRTOS.org/FAQHelp.html                               *\r
  45      *                                                                       *\r
  46     ***************************************************************************\r
  47 \r
  48     http://www.FreeRTOS.org - Documentation, books, training, latest versions,\r
  49     license and Real Time Engineers Ltd. contact details.\r
  50 \r
  51     http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,\r
  52     including FreeRTOS+Trace - an indispensable productivity tool, a DOS\r
  53     compatible FAT file system, and our tiny thread aware UDP/IP stack.\r
  54 \r
  55     http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High\r
  56     Integrity Systems to sell under the OpenRTOS brand.  Low cost OpenRTOS\r
  57     licenses offer ticketed support, indemnification and middleware.\r
  58 \r
  59     http://www.SafeRTOS.com - High Integrity Systems also provide a safety\r
  60     engineered and independently SIL3 certified version for use in safety and\r
  61     mission critical applications that require provable dependability.\r
  62 \r
  63     1 tab == 4 spaces!\r
  64 */\r
  65 \r
  66 /* \r
  67  * "Reg test" tasks - These fill the registers with known values, then check\r
  68  * that each register maintains its expected value for the lifetime of the\r
  69  * task.  Each task uses a different set of values.  The reg test tasks execute\r
  70  * with a very low priority, so get preempted very frequently.  A register\r
  71  * containing an unexpected value is indicative of an error in the context\r
  72  * switching mechanism.\r
  73  */\r
  74 \r
  75 void vRegTest1Task( void ) __attribute__((naked));\r
  76 void vRegTest2Task( void ) __attribute__((naked));\r
  77 \r
  78 void vRegTest1Task( void )\r
  79 {\r
  80         __asm volatile\r
  81         (\r
  82                 ".extern ulRegTest1LoopCounter          \n"\r
  83                 "                                                                       \n"\r
  84                 "       /* Fill the core registers with known values. */ \n"\r
  85                 "       movs r1, #101                                   \n"\r
  86                 "       movs r2, #102                                   \n"\r
  87                 "       movs r3, #103                                   \n"\r
  88                 "       movs r4, #104                                   \n"\r
  89                 "       movs r5, #105                                   \n"\r
  90                 "       movs r6, #106                                   \n"\r
  91                 "       movs r7, #107                                   \n"\r
  92                 "       movs r0, #108                                   \n"\r
  93                 "       mov      r8, r0                                         \n"\r
  94                 "       movs r0, #109                                   \n"\r
  95                 "       mov  r9, r0                                             \n"\r
  96                 "       movs r0, #110                                   \n"\r
  97                 "       mov      r10, r0                                        \n"\r
  98                 "       movs r0, #111                                   \n"\r
  99                 "       mov      r11, r0                                        \n"\r
 100                 "       movs r0, #112                                   \n"\r
 101                 "       mov  r12, r0                                    \n"\r
 102                 "       movs r0, #100                                   \n"\r
 103                 "                                                                       \n"\r
 104                 "reg1_loop:                                                     \n"\r
 105                 "                                                                       \n"\r
 106                 "       cmp     r0, #100                                        \n"\r
 107                 "       bne     reg1_error_loop                         \n"\r
 108                 "       cmp     r1, #101                                        \n"\r
 109                 "       bne     reg1_error_loop                         \n"\r
 110                 "       cmp     r2, #102                                        \n"\r
 111                 "       bne     reg1_error_loop                         \n"\r
 112                 "       cmp r3, #103                                    \n"\r
 113                 "       bne     reg1_error_loop                         \n"\r
 114                 "       cmp     r4, #104                                        \n"\r
 115                 "       bne     reg1_error_loop                         \n"\r
 116                 "       cmp     r5, #105                                        \n"\r
 117                 "       bne     reg1_error_loop                         \n"\r
 118                 "       cmp     r6, #106                                        \n"\r
 119                 "       bne     reg1_error_loop                         \n"\r
 120                 "       cmp     r7, #107                                        \n"\r
 121                 "       bne     reg1_error_loop                         \n"\r
 122                 "       movs r0, #108                                   \n"\r
 123                 "       cmp     r8, r0                                          \n"\r
 124                 "       bne     reg1_error_loop                         \n"\r
 125                 "       movs r0, #109                                   \n"\r
 126                 "       cmp     r9, r0                                          \n"\r
 127                 "       bne     reg1_error_loop                         \n"\r
 128                 "       movs r0, #110                                   \n"\r
 129                 "       cmp     r10, r0                                         \n"\r
 130                 "       bne     reg1_error_loop                         \n"\r
 131                 "       movs r0, #111                                   \n"\r
 132                 "       cmp     r11, r0                                         \n"\r
 133                 "       bne     reg1_error_loop                         \n"\r
 134                 "       movs r0, #112                                   \n"\r
 135                 "       cmp     r12, r0                                         \n"\r
 136                 "       bne     reg1_error_loop                         \n"\r
 137                 "                                                                       \n"\r
 138                 "       /* Everything passed, increment the loop counter. */ \n"\r
 139                 "       push { r1 }                                             \n"\r
 140                 "       ldr     r0, =ulRegTest1LoopCounter      \n"\r
 141                 "       ldr r1, [r0]                                    \n"\r
 142                 "       add r1, r1, #1                                  \n"\r
 143                 "       str r1, [r0]                                    \n"\r
 144                 "                                                                       \n"\r
 145                 "       /* Yield to increase test coverage. */ \n"\r
 146                 "       movs r0, #0x01                                  \n"\r
 147                 "       ldr r1, =0xe000ed04                     \n" /*NVIC_INT_CTRL */\r
 148                 "       lsl r0, #28                                     \n" /* Shift to PendSV bit */\r
 149                 "       str r0, [r1]                                    \n"\r
 150                 "       dsb                                                             \n"\r
 151                 "       pop { r1 }                                              \n"\r
 152                 "                                                                       \n"\r
 153                 "       /* Start again. */                              \n"\r
 154                 "       movs r0, #100                                   \n"\r
 155                 "       b reg1_loop                                             \n"\r
 156                 "                                                                       \n"\r
 157                 "reg1_error_loop:                                       \n"\r
 158                 "       /* If this line is hit then there was an error in a core register value.        \n"\r
 159                 "       The loop ensures the loop counter stops incrementing. */                                        \n"\r
 160                 "       b reg1_error_loop                               \n"\r
 161                 "       nop                                                             \n"\r
 162         );\r
 163 }\r
 164 /*-----------------------------------------------------------*/\r
 165 \r
 166 void vRegTest2Task( void )\r
 167 {\r
 168         __asm volatile\r
 169         (\r
 170                 ".extern ulRegTest2LoopCounter          \n"\r
 171                 "                                                                       \n"\r
 172                 "       /* Fill the core registers with known values. */ \n"\r
 173                 "       movs r1, #1                                             \n"\r
 174                 "       movs r2, #2                                             \n"\r
 175                 "       movs r3, #3                                             \n"\r
 176                 "       movs r4, #4                                             \n"\r
 177                 "       movs r5, #5                                             \n"\r
 178                 "       movs r6, #6                                             \n"\r
 179                 "       movs r7, #7                                             \n"\r
 180                 "       movs r0, #8                                             \n"\r
 181                 "       movs r8, r0                                             \n"\r
 182                 "       movs r0, #9                                             \n"\r
 183                 "       mov  r9, r0                                             \n"\r
 184                 "       movs r0, #10                                    \n"\r
 185                 "       mov      r10, r0                                        \n"\r
 186                 "       movs r0, #11                                    \n"\r
 187                 "       mov      r11, r0                                        \n"\r
 188                 "       movs r0, #12                                    \n"\r
 189                 "       mov  r12, r0                                    \n"\r
 190                 "       movs r0, #10                                    \n"\r
 191                 "                                                                       \n"\r
 192                 "reg2_loop:                                                     \n"\r
 193                 "                                                                       \n"\r
 194                 "       cmp     r0, #10                                         \n"\r
 195                 "       bne     reg2_error_loop                         \n"\r
 196                 "       cmp     r1, #1                                          \n"\r
 197                 "       bne     reg2_error_loop                         \n"\r
 198                 "       cmp     r2, #2                                          \n"\r
 199                 "       bne     reg2_error_loop                         \n"\r
 200                 "       cmp r3, #3                                              \n"\r
 201                 "       bne     reg2_error_loop                         \n"\r
 202                 "       cmp     r4, #4                                          \n"\r
 203                 "       bne     reg2_error_loop                         \n"\r
 204                 "       cmp     r5, #5                                          \n"\r
 205                 "       bne     reg2_error_loop                         \n"\r
 206                 "       cmp     r6, #6                                          \n"\r
 207                 "       bne     reg2_error_loop                         \n"\r
 208                 "       cmp     r7, #7                                          \n"\r
 209                 "       bne     reg2_error_loop                         \n"\r
 210                 "       movs r0, #8                                             \n"\r
 211                 "       cmp     r8, r0                                          \n"\r
 212                 "       bne     reg2_error_loop                         \n"\r
 213                 "       movs r0, #9                                             \n"\r
 214                 "       cmp     r9, r0                                          \n"\r
 215                 "       bne     reg2_error_loop                         \n"\r
 216                 "       movs r0, #10                                    \n"\r
 217                 "       cmp     r10, r0                                         \n"\r
 218                 "       bne     reg2_error_loop                         \n"\r
 219                 "       movs r0, #11                                    \n"\r
 220                 "       cmp     r11, r0                                         \n"\r
 221                 "       bne     reg2_error_loop                         \n"\r
 222                 "       movs r0, #12                                    \n"\r
 223                 "       cmp     r12, r0                                         \n"\r
 224                 "       bne     reg2_error_loop                         \n"\r
 225                 "                                                                       \n"\r
 226                 "       /* Everything passed, increment the loop counter. */ \n"\r
 227                 "       push { r1 }                                             \n"\r
 228                 "       ldr     r0, =ulRegTest2LoopCounter      \n"\r
 229                 "       ldr r1, [r0]                                    \n"\r
 230                 "       add r1, r1, #1                                  \n"\r
 231                 "       str r1, [r0]                                    \n"\r
 232                 "       pop { r1 }                                              \n"\r
 233                 "                                                                       \n"\r
 234                 "       /* Start again. */                              \n"\r
 235                 "       movs r0, #10                                    \n"\r
 236                 "       b reg2_loop                                             \n"\r
 237                 "                                                                       \n"\r
 238                 "reg2_error_loop:                                       \n"\r
 239                 "       /* If this line is hit then there was an error in a core register value.        \n"\r
 240                 "       The loop ensures the loop counter stops incrementing. */                                        \n"\r
 241                 "       b reg2_error_loop                               \n"\r
 242                 "       nop                                                             \n"\r
 243         );\r
 244 }\r
 245 /*-----------------------------------------------------------*/\r
 246 \r
 247 \r
 248 \r
 249 \r