3 ** ###################################################################
\r
4 ** Processors: LPC51U68JBD48
\r
7 ** Compiler: Keil ARM C/C++ Compiler
\r
8 ** Reference manual: LPC51U68 User manual User manual Rev. 1.0 13 Dec 2017
\r
9 ** Version: rev. 1.0, 2017-12-15
\r
13 ** Linker file for the Keil ARM C/C++ Compiler
\r
15 ** Copyright 2016 Freescale Semiconductor, Inc.
\r
16 ** Copyright 2016-2018 NXP
\r
18 ** SPDX-License-Identifier: BSD-3-Clause
\r
20 ** http: www.nxp.com
\r
21 ** mail: support@nxp.com
\r
23 ** ###################################################################
\r
28 #if (defined(__stack_size__))
\r
29 #define Stack_Size __stack_size__
\r
31 #define Stack_Size 0x0400
\r
34 #if (defined(__heap_size__))
\r
35 #define Heap_Size __heap_size__
\r
37 #define Heap_Size 0x0400
\r
40 #define m_text_start 0x00000000
\r
41 #define m_text_size 0x00040000
\r
43 #define m_sramx_start 0x04000000
\r
44 #define m_sramx_size 0x00008000
\r
46 #define m_data_start 0x20000000
\r
47 #define m_data_size 0x00010000
\r
49 LR_m_text m_text_start m_text_size { ; load region size_region
\r
50 ER_m_text m_text_start FIXED m_text_size { ; load address = execution address
\r
52 * (InRoot$$Sections)
\r
56 RW_m_data m_sramx_start m_sramx_size { ; RW data
\r
59 RW_m_data_2 m_data_start m_data_size-Stack_Size-Heap_Size { ; RW data
\r
62 ARM_LIB_HEAP ((ImageLimit(RW_m_data_2) == m_data_start) ? m_data_start : +0) EMPTY Heap_Size { ; Heap region growing up
\r
64 ARM_LIB_STACK m_data_start+m_data_size EMPTY -Stack_Size { ; Stack region growing down
\r