1 /**************************************************************************//**
2 * @file system_msp432p401r.h
3 * @brief CMSIS Cortex-M4F Device Peripheral Access Layer Header File for
8 * @note View configuration instructions embedded in comments
10 ******************************************************************************/
11 //*****************************************************************************
13 // Copyright (C) 2015 Texas Instruments Incorporated - http://www.ti.com/
15 // Redistribution and use in source and binary forms, with or without
16 // modification, are permitted provided that the following conditions
19 // Redistributions of source code must retain the above copyright
20 // notice, this list of conditions and the following disclaimer.
22 // Redistributions in binary form must reproduce the above copyright
23 // notice, this list of conditions and the following disclaimer in the
24 // documentation and/or other materials provided with the
27 // Neither the name of Texas Instruments Incorporated nor the names of
28 // its contributors may be used to endorse or promote products derived
29 // from this software without specific prior written permission.
31 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
32 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
33 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
34 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
35 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
36 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
37 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
38 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
39 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
40 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
41 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
43 //*****************************************************************************
45 #ifndef SYSTEM_MSP432P401R_H
46 #define SYSTEM_MSP432P401R_H
54 extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
58 * Initialize the system
63 * @brief Setup the microcontroller system.
65 * Performs the following initialization steps:
68 * 3. Enables all SRAM banks
69 * 4. Sets up power __REGULATOR and VCORE
70 * 5. Enable Flash wait states if needed
71 * 6. Change MCLK to desired frequency
72 * 7. Enable Flash read buffering
74 extern void SystemInit (void);
77 * Update SystemCoreClock variable
82 * @brief Updates the SystemCoreClock with current core Clock
83 * retrieved from cpu registers.
85 extern void SystemCoreClockUpdate (void);
91 #endif /* SYSTEM_MSP432P401R_H */