2 ; * FreeRTOS Kernel V10.0.0
\r
3 ; * Copyright (C) 2017 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 ; * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 ; * this software and associated documentation files (the "Software"), to deal in
\r
7 ; * the Software without restriction, including without limitation the rights to
\r
8 ; * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 ; * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 ; * subject to the following conditions:
\r
12 ; * The above copyright notice and this permission notice shall be included in all
\r
13 ; * copies or substantial portions of the Software. If you wish to use our Amazon
\r
14 ; * FreeRTOS name, please do so in a fair use way that does not cause confusion.
\r
16 ; * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
17 ; * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
18 ; * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
19 ; * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
20 ; * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
21 ; * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
23 ; * http://www.FreeRTOS.org
\r
24 ; * http://aws.amazon.com/freertos
\r
26 ; * 1 tab == 4 spaces!
\r
32 .ref ulRegTest1LoopCounter
\r
33 .ref ulRegTest2LoopCounter
\r
35 .def vRegTest1Implementation
\r
36 .def vRegTest2Implementation
\r
38 ulRegTest1LoopCounterConst: .word ulRegTest1LoopCounter
\r
39 ulRegTest2LoopCounterConst: .word ulRegTest2LoopCounter
\r
40 ulNVIC_INT_CTRL: .word 0xe000ed04
\r
41 ;/*-----------------------------------------------------------*/
\r
43 vRegTest1Implementation: .asmfunc
\r
45 ;/* Fill the core registers with known values. */
\r
89 ;/* Everything passed, increment the loop counter. */
\r
91 ldr r0, ulRegTest1LoopCounterConst
\r
101 ;/* If this line is hit then there was an error in a core register value.
\r
102 ;The loop ensures the loop counter stops incrementing. */
\r
106 ;/*-----------------------------------------------------------*/
\r
109 vRegTest2Implementation: .asmfunc
\r
111 ;/* Set all the core registers to known values. */
\r
130 bne reg2_error_loop
\r
132 bne reg2_error_loop
\r
134 bne reg2_error_loop
\r
136 bne reg2_error_loop
\r
138 bne reg2_error_loop
\r
140 bne reg2_error_loop
\r
142 bne reg2_error_loop
\r
144 bne reg2_error_loop
\r
146 bne reg2_error_loop
\r
148 bne reg2_error_loop
\r
150 bne reg2_error_loop
\r
152 bne reg2_error_loop
\r
154 bne reg2_error_loop
\r
156 ;/* Increment the loop counter to indicate this test is still functioning
\r
159 ldr r0, ulRegTest2LoopCounterConst
\r
164 ;/* Yield to increase test coverage. */
\r
166 ldr r1, ulNVIC_INT_CTRL
\r
167 lsl r0, r0, #28 ;/* Shift to PendSV bit */
\r
173 ;/* Start again. */
\r
177 ;/* If this line is hit then there was an error in a core register value.
\r
178 ;This loop ensures the loop counter variable stops incrementing. */
\r
181 ;/*-----------------------------------------------------------*/
\r