1 /* ---------------------------------------------------------------------------- */
\r
2 /* Atmel Microcontroller Software Support */
\r
3 /* SAM Software Package License */
\r
4 /* ---------------------------------------------------------------------------- */
\r
5 /* Copyright (c) 2014, Atmel Corporation */
\r
7 /* All rights reserved. */
\r
9 /* Redistribution and use in source and binary forms, with or without */
\r
10 /* modification, are permitted provided that the following condition is met: */
\r
12 /* - Redistributions of source code must retain the above copyright notice, */
\r
13 /* this list of conditions and the disclaimer below. */
\r
15 /* Atmel's name may not be used to endorse or promote products derived from */
\r
16 /* this software without specific prior written permission. */
\r
18 /* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR */
\r
19 /* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
\r
20 /* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE */
\r
21 /* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, */
\r
22 /* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */
\r
23 /* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, */
\r
24 /* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */
\r
25 /* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING */
\r
26 /* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */
\r
27 /* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */
\r
28 /* ---------------------------------------------------------------------------- */
\r
30 #ifndef _SAMV71N20_PIO_
\r
31 #define _SAMV71N20_PIO_
\r
33 #define PIO_PA20 (1u << 0) /**< \brief Pin Controlled by PA20 */
\r
34 #define PIO_PA19 (1u << 1) /**< \brief Pin Controlled by PA19 */
\r
35 #define PIO_PA18 (1u << 2) /**< \brief Pin Controlled by PA18 */
\r
36 #define PIO_PA17 (1u << 3) /**< \brief Pin Controlled by PA17 */
\r
37 #define PIO_PA21 (1u << 4) /**< \brief Pin Controlled by PA21 */
\r
38 #define PIO_PA7 (1u << 5) /**< \brief Pin Controlled by PA7 */
\r
39 #define PIO_PA8 (1u << 6) /**< \brief Pin Controlled by PA8 */
\r
40 #define PIO_PA22 (1u << 7) /**< \brief Pin Controlled by PA22 */
\r
41 #define PIO_PA13 (1u << 8) /**< \brief Pin Controlled by PA13 */
\r
42 #define PIO_PA16 (1u << 9) /**< \brief Pin Controlled by PA16 */
\r
43 #define PIO_PA23 (1u << 10) /**< \brief Pin Controlled by PA23 */
\r
44 #define PIO_PA15 (1u << 11) /**< \brief Pin Controlled by PA15 */
\r
45 #define PIO_PA14 (1u << 12) /**< \brief Pin Controlled by PA14 */
\r
46 #define PIO_PA24 (1u << 13) /**< \brief Pin Controlled by PA24 */
\r
47 #define PIO_PA25 (1u << 14) /**< \brief Pin Controlled by PA25 */
\r
48 #define PIO_PA26 (1u << 15) /**< \brief Pin Controlled by PA26 */
\r
49 #define PIO_PA11 (1u << 16) /**< \brief Pin Controlled by PA11 */
\r
50 #define PIO_PA10 (1u << 17) /**< \brief Pin Controlled by PA10 */
\r
51 #define PIO_PA12 (1u << 18) /**< \brief Pin Controlled by PA12 */
\r
52 #define PIO_PA27 (1u << 19) /**< \brief Pin Controlled by PA27 */
\r
53 #define PIO_PA5 (1u << 20) /**< \brief Pin Controlled by PA5 */
\r
54 #define PIO_PA9 (1u << 21) /**< \brief Pin Controlled by PA9 */
\r
55 #define PIO_PA4 (1u << 22) /**< \brief Pin Controlled by PA4 */
\r
56 #define PIO_PA3 (1u << 23) /**< \brief Pin Controlled by PA3 */
\r
57 #define PIO_PA2 (1u << 24) /**< \brief Pin Controlled by PA2 */
\r
58 #define PIO_PA1 (1u << 25) /**< \brief Pin Controlled by PA1 */
\r
59 #define PIO_PA0 (1u << 26) /**< \brief Pin Controlled by PA0 */
\r
60 #define PIO_PA28 (1u << 27) /**< \brief Pin Controlled by PA28 */
\r
61 #define PIO_PA30 (1u << 29) /**< \brief Pin Controlled by PA30 */
\r
62 #define PIO_PA31 (1u << 30) /**< \brief Pin Controlled by PA31 */
\r
63 #define PIO_PB1 (1u << 0) /**< \brief Pin Controlled by PB1 */
\r
64 #define PIO_PB0 (1u << 1) /**< \brief Pin Controlled by PB0 */
\r
65 #define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */
\r
66 #define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */
\r
67 #define PIO_PB6 (1u << 4) /**< \brief Pin Controlled by PB6 */
\r
68 #define PIO_PB12 (1u << 5) /**< \brief Pin Controlled by PB12 */
\r
69 #define PIO_PB7 (1u << 6) /**< \brief Pin Controlled by PB7 */
\r
70 #define PIO_PB4 (1u << 7) /**< \brief Pin Controlled by PB4 */
\r
71 #define PIO_PB5 (1u << 8) /**< \brief Pin Controlled by PB5 */
\r
72 #define PIO_PB8 (1u << 9) /**< \brief Pin Controlled by PB8 */
\r
73 #define PIO_PB9 (1u << 10) /**< \brief Pin Controlled by PB9 */
\r
74 #define PIO_PB13 (1u << 11) /**< \brief Pin Controlled by PB13 */
\r
75 #define PIO_PB10 (1u << 12) /**< \brief Pin Controlled by PB10 */
\r
76 #define PIO_PB11 (1u << 13) /**< \brief Pin Controlled by PB11 */
\r
77 #define PIO_PD0 (1u << 0) /**< \brief Pin Controlled by PD0 */
\r
78 #define PIO_PD31 (1u << 1) /**< \brief Pin Controlled by PD31 */
\r
79 #define PIO_PD30 (1u << 2) /**< \brief Pin Controlled by PD30 */
\r
80 #define PIO_PD27 (1u << 3) /**< \brief Pin Controlled by PD27 */
\r
81 #define PIO_PD25 (1u << 4) /**< \brief Pin Controlled by PD25 */
\r
82 #define PIO_PD26 (1u << 5) /**< \brief Pin Controlled by PD26 */
\r
83 #define PIO_PD24 (1u << 6) /**< \brief Pin Controlled by PD24 */
\r
84 #define PIO_PD22 (1u << 8) /**< \brief Pin Controlled by PD22 */
\r
85 #define PIO_PD21 (1u << 9) /**< \brief Pin Controlled by PD21 */
\r
86 #define PIO_PD20 (1u << 10) /**< \brief Pin Controlled by PD20 */
\r
87 #define PIO_PD19 (1u << 11) /**< \brief Pin Controlled by PD19 */
\r
88 #define PIO_PD18 (1u << 12) /**< \brief Pin Controlled by PD18 */
\r
89 #define PIO_PD28 (1u << 13) /**< \brief Pin Controlled by PD28 */
\r
90 #define PIO_PD17 (1u << 14) /**< \brief Pin Controlled by PD17 */
\r
91 #define PIO_PD16 (1u << 15) /**< \brief Pin Controlled by PD16 */
\r
92 #define PIO_PD14 (1u << 16) /**< \brief Pin Controlled by PD14 */
\r
93 #define PIO_PD13 (1u << 17) /**< \brief Pin Controlled by PD13 */
\r
94 #define PIO_PD12 (1u << 18) /**< \brief Pin Controlled by PD12 */
\r
95 #define PIO_PD11 (1u << 19) /**< \brief Pin Controlled by PD11 */
\r
96 #define PIO_PD10 (1u << 20) /**< \brief Pin Controlled by PD10 */
\r
97 #define PIO_PD15 (1u << 21) /**< \brief Pin Controlled by PD15 */
\r
98 #define PIO_PD9 (1u << 23) /**< \brief Pin Controlled by PD9 */
\r
99 #define PIO_PD8 (1u << 24) /**< \brief Pin Controlled by PD8 */
\r
100 #define PIO_PD7 (1u << 25) /**< \brief Pin Controlled by PD7 */
\r
101 #define PIO_PD6 (1u << 26) /**< \brief Pin Controlled by PD6 */
\r
102 #define PIO_PD5 (1u << 27) /**< \brief Pin Controlled by PD5 */
\r
103 #define PIO_PD4 (1u << 28) /**< \brief Pin Controlled by PD4 */
\r
104 #define PIO_PD3 (1u << 29) /**< \brief Pin Controlled by PD3 */
\r
105 #define PIO_PD2 (1u << 30) /**< \brief Pin Controlled by PD2 */
\r
106 #define PIO_PD1 (1u << 31) /**< \brief Pin Controlled by PD1 */
\r
107 /* ========== Pio definition for AFEC0 peripheral ========== */
\r
108 #define PIO_PD30X1_AFE0_AD0 (1u << 30) /**< \brief Afec0 signal: AFE0_AD0 */
\r
109 #define PIO_PA21X1_AFE0_AD1 (1u << 21) /**< \brief Afec0 signal: AFE0_AD1/PIODCEN2 */
\r
110 #define PIO_PA21X1_PIODCEN2 (1u << 21) /**< \brief Afec0 signal: AFE0_AD1/PIODCEN2 */
\r
111 #define PIO_PB0X1_AFE0_AD10 (1u << 0) /**< \brief Afec0 signal: AFE0_AD10/RTCOUT0 */
\r
112 #define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Afec0 signal: AFE0_AD10/RTCOUT0 */
\r
113 #define PIO_PB3X1_AFE0_AD2 (1u << 3) /**< \brief Afec0 signal: AFE0_AD2/WKUP12 */
\r
114 #define PIO_PB3X1_WKUP12 (1u << 3) /**< \brief Afec0 signal: AFE0_AD2/WKUP12 */
\r
115 #define PIO_PE5X1_AFE0_AD3 (1u << 5) /**< \brief Afec0 signal: AFE0_AD3 */
\r
116 #define PIO_PE4X1_AFE0_AD4 (1u << 4) /**< \brief Afec0 signal: AFE0_AD4 */
\r
117 #define PIO_PB2X1_AFE0_AD5 (1u << 2) /**< \brief Afec0 signal: AFE0_AD5 */
\r
118 #define PIO_PA17X1_AFE0_AD6 (1u << 17) /**< \brief Afec0 signal: AFE0_AD6 */
\r
119 #define PIO_PA18X1_AFE0_AD7 (1u << 18) /**< \brief Afec0 signal: AFE0_AD7 */
\r
120 #define PIO_PA19X1_AFE0_AD8 (1u << 19) /**< \brief Afec0 signal: AFE0_AD8/WKUP9 */
\r
121 #define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Afec0 signal: AFE0_AD8/WKUP9 */
\r
122 #define PIO_PA20X1_AFE0_AD9 (1u << 20) /**< \brief Afec0 signal: AFE0_AD9/WKUP10 */
\r
123 #define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Afec0 signal: AFE0_AD9/WKUP10 */
\r
124 #define PIO_PA8B_AFE0_ADTRG (1u << 8) /**< \brief Afec0 signal: AFE0_ADTRG */
\r
125 /* ========== Pio definition for AFEC1 peripheral ========== */
\r
126 #define PIO_PB1X1_AFE1_AD0 (1u << 1) /**< \brief Afec1 signal: AFE1_AD0/RTCOUT1 */
\r
127 #define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Afec1 signal: AFE1_AD0/RTCOUT1 */
\r
128 #define PIO_PC13X1_AFE1_AD1 (1u << 13) /**< \brief Afec1 signal: AFE1_AD1 */
\r
129 #define PIO_PE3X1_AFE1_AD10 (1u << 3) /**< \brief Afec1 signal: AFE1_AD10 */
\r
130 #define PIO_PE0X1_AFE1_AD11 (1u << 0) /**< \brief Afec1 signal: AFE1_AD11 */
\r
131 #define PIO_PC15X1_AFE1_AD2 (1u << 15) /**< \brief Afec1 signal: AFE1_AD2 */
\r
132 #define PIO_PC12X1_AFE1_AD3 (1u << 12) /**< \brief Afec1 signal: AFE1_AD3 */
\r
133 #define PIO_PC29X1_AFE1_AD4 (1u << 29) /**< \brief Afec1 signal: AFE1_AD4 */
\r
134 #define PIO_PC30X1_AFE1_AD5 (1u << 30) /**< \brief Afec1 signal: AFE1_AD5 */
\r
135 #define PIO_PC31X1_AFE1_AD6 (1u << 31) /**< \brief Afec1 signal: AFE1_AD6 */
\r
136 #define PIO_PC26X1_AFE1_AD7 (1u << 26) /**< \brief Afec1 signal: AFE1_AD7 */
\r
137 #define PIO_PC27X1_AFE1_AD8 (1u << 27) /**< \brief Afec1 signal: AFE1_AD8 */
\r
138 #define PIO_PC0X1_AFE1_AD9 (1u << 0) /**< \brief Afec1 signal: AFE1_AD9 */
\r
139 #define PIO_PD9C_AFE1_ADTRG (1u << 9) /**< \brief Afec1 signal: AFE1_ADTRG */
\r
140 /* ========== Pio definition for GMAC peripheral ========== */
\r
141 #define PIO_PD13A_GCOL (1u << 13) /**< \brief Gmac signal: GCOL */
\r
142 #define PIO_PD10A_GCRS (1u << 10) /**< \brief Gmac signal: GCRS */
\r
143 #define PIO_PD8A_GMDC (1u << 8) /**< \brief Gmac signal: GMDC */
\r
144 #define PIO_PD9A_GMDIO (1u << 9) /**< \brief Gmac signal: GMDIO */
\r
145 #define PIO_PD5A_GRX0 (1u << 5) /**< \brief Gmac signal: GRX0 */
\r
146 #define PIO_PD6A_GRX1 (1u << 6) /**< \brief Gmac signal: GRX1 */
\r
147 #define PIO_PD11A_GRX2 (1u << 11) /**< \brief Gmac signal: GRX2 */
\r
148 #define PIO_PD12A_GRX3 (1u << 12) /**< \brief Gmac signal: GRX3 */
\r
149 #define PIO_PD14A_GRXCK (1u << 14) /**< \brief Gmac signal: GRXCK */
\r
150 #define PIO_PD4A_GRXDV (1u << 4) /**< \brief Gmac signal: GRXDV */
\r
151 #define PIO_PD7A_GRXER (1u << 7) /**< \brief Gmac signal: GRXER */
\r
152 #define PIO_PB1B_GTSUCOMP (1u << 1) /**< \brief Gmac signal: GTSUCOMP */
\r
153 #define PIO_PB12B_GTSUCOMP (1u << 12) /**< \brief Gmac signal: GTSUCOMP */
\r
154 #define PIO_PD11C_GTSUCOMP (1u << 11) /**< \brief Gmac signal: GTSUCOMP */
\r
155 #define PIO_PD20C_GTSUCOMP (1u << 20) /**< \brief Gmac signal: GTSUCOMP */
\r
156 #define PIO_PD2A_GTX0 (1u << 2) /**< \brief Gmac signal: GTX0 */
\r
157 #define PIO_PD3A_GTX1 (1u << 3) /**< \brief Gmac signal: GTX1 */
\r
158 #define PIO_PD15A_GTX2 (1u << 15) /**< \brief Gmac signal: GTX2 */
\r
159 #define PIO_PD16A_GTX3 (1u << 16) /**< \brief Gmac signal: GTX3 */
\r
160 #define PIO_PD0A_GTXCK (1u << 0) /**< \brief Gmac signal: GTXCK */
\r
161 #define PIO_PD1A_GTXEN (1u << 1) /**< \brief Gmac signal: GTXEN */
\r
162 #define PIO_PD17A_GTXER (1u << 17) /**< \brief Gmac signal: GTXER */
\r
163 /* ========== Pio definition for HSMCI peripheral ========== */
\r
164 #define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */
\r
165 #define PIO_PA25D_MCCK (1u << 25) /**< \brief Hsmci signal: MCCK */
\r
166 #define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */
\r
167 #define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */
\r
168 #define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */
\r
169 #define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */
\r
170 /* ========== Pio definition for ISI peripheral ========== */
\r
171 #define PIO_PD22D_ISI_D0 (1u << 22) /**< \brief Isi signal: ISI_D0 */
\r
172 #define PIO_PD21D_ISI_D1 (1u << 21) /**< \brief Isi signal: ISI_D1 */
\r
173 #define PIO_PD30D_ISI_D10 (1u << 30) /**< \brief Isi signal: ISI_D10 */
\r
174 #define PIO_PD31D_ISI_D11 (1u << 31) /**< \brief Isi signal: ISI_D11 */
\r
175 #define PIO_PB3D_ISI_D2 (1u << 3) /**< \brief Isi signal: ISI_D2 */
\r
176 #define PIO_PA9B_ISI_D3 (1u << 9) /**< \brief Isi signal: ISI_D3 */
\r
177 #define PIO_PA5B_ISI_D4 (1u << 5) /**< \brief Isi signal: ISI_D4 */
\r
178 #define PIO_PD11D_ISI_D5 (1u << 11) /**< \brief Isi signal: ISI_D5 */
\r
179 #define PIO_PD12D_ISI_D6 (1u << 12) /**< \brief Isi signal: ISI_D6 */
\r
180 #define PIO_PA27D_ISI_D7 (1u << 27) /**< \brief Isi signal: ISI_D7 */
\r
181 #define PIO_PD27D_ISI_D8 (1u << 27) /**< \brief Isi signal: ISI_D8 */
\r
182 #define PIO_PD28D_ISI_D9 (1u << 28) /**< \brief Isi signal: ISI_D9 */
\r
183 #define PIO_PD24D_ISI_HSYNC (1u << 24) /**< \brief Isi signal: ISI_HSYNC */
\r
184 #define PIO_PA24D_ISI_PCK (1u << 24) /**< \brief Isi signal: ISI_PCK */
\r
185 #define PIO_PD25D_ISI_VSYNC (1u << 25) /**< \brief Isi signal: ISI_VSYNC */
\r
186 /* ========== Pio definition for PIOA peripheral ========== */
\r
187 #define PIO_PA21X1_AFE0_AD1 (1u << 21) /**< \brief Pioa signal: AFE0_AD1/PIODCEN2 */
\r
188 #define PIO_PA21X1_PIODCEN2 (1u << 21) /**< \brief Pioa signal: AFE0_AD1/PIODCEN2 */
\r
189 #define PIO_PA3X1_PIODC0 (1u << 3) /**< \brief Pioa signal: PIODC0 */
\r
190 #define PIO_PA10X1_PIODC4 (1u << 10) /**< \brief Pioa signal: PIODC4 */
\r
191 #define PIO_PA12X1_PIODC6 (1u << 12) /**< \brief Pioa signal: PIODC6 */
\r
192 #define PIO_PA13X1_PIODC7 (1u << 13) /**< \brief Pioa signal: PIODC7 */
\r
193 #define PIO_PA22X1_PIODCCLK (1u << 22) /**< \brief Pioa signal: PIODCCLK */
\r
194 #define PIO_PA4X1_WKUP3 (1u << 4) /**< \brief Pioa signal: WKUP3/PIODC1 */
\r
195 #define PIO_PA4X1_PIODC1 (1u << 4) /**< \brief Pioa signal: WKUP3/PIODC1 */
\r
196 #define PIO_PA5X1_WKUP4 (1u << 5) /**< \brief Pioa signal: WKUP4/PIODC2 */
\r
197 #define PIO_PA5X1_PIODC2 (1u << 5) /**< \brief Pioa signal: WKUP4/PIODC2 */
\r
198 #define PIO_PA9X1_WKUP6 (1u << 9) /**< \brief Pioa signal: WKUP6/PIODC3 */
\r
199 #define PIO_PA9X1_PIODC3 (1u << 9) /**< \brief Pioa signal: WKUP6/PIODC3 */
\r
200 #define PIO_PA11X1_WKUP7 (1u << 11) /**< \brief Pioa signal: WKUP7/PIODC5 */
\r
201 #define PIO_PA11X1_PIODC5 (1u << 11) /**< \brief Pioa signal: WKUP7/PIODC5 */
\r
202 #define PIO_PA14X1_WKUP8 (1u << 14) /**< \brief Pioa signal: WKUP8/PIODCEN1 */
\r
203 #define PIO_PA14X1_PIODCEN1 (1u << 14) /**< \brief Pioa signal: WKUP8/PIODCEN1 */
\r
204 /* ========== Pio definition for PMC peripheral ========== */
\r
205 #define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */
\r
206 #define PIO_PB12D_PCK0 (1u << 12) /**< \brief Pmc signal: PCK0 */
\r
207 #define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */
\r
208 #define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */
\r
209 #define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */
\r
210 #define PIO_PA3C_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */
\r
211 #define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */
\r
212 #define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */
\r
213 #define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */
\r
214 #define PIO_PD31C_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */
\r
215 /* ========== Pio definition for PWM0 peripheral ========== */
\r
216 #define PIO_PA10B_PWMC0_PWMEXTRG0 (1u << 10) /**< \brief Pwm0 signal: PWMC0_PWMEXTRG0 */
\r
217 #define PIO_PA22B_PWMC0_PWMEXTRG1 (1u << 22) /**< \brief Pwm0 signal: PWMC0_PWMEXTRG1 */
\r
218 #define PIO_PA9C_PWMC0_PWMFI0 (1u << 9) /**< \brief Pwm0 signal: PWMC0_PWMFI0 */
\r
219 #define PIO_PD8B_PWMC0_PWMFI1 (1u << 8) /**< \brief Pwm0 signal: PWMC0_PWMFI1 */
\r
220 #define PIO_PD9B_PWMC0_PWMFI2 (1u << 9) /**< \brief Pwm0 signal: PWMC0_PWMFI2 */
\r
221 #define PIO_PA0A_PWMC0_PWMH0 (1u << 0) /**< \brief Pwm0 signal: PWMC0_PWMH0 */
\r
222 #define PIO_PA11B_PWMC0_PWMH0 (1u << 11) /**< \brief Pwm0 signal: PWMC0_PWMH0 */
\r
223 #define PIO_PA23B_PWMC0_PWMH0 (1u << 23) /**< \brief Pwm0 signal: PWMC0_PWMH0 */
\r
224 #define PIO_PB0A_PWMC0_PWMH0 (1u << 0) /**< \brief Pwm0 signal: PWMC0_PWMH0 */
\r
225 #define PIO_PD11B_PWMC0_PWMH0 (1u << 11) /**< \brief Pwm0 signal: PWMC0_PWMH0 */
\r
226 #define PIO_PD20A_PWMC0_PWMH0 (1u << 20) /**< \brief Pwm0 signal: PWMC0_PWMH0 */
\r
227 #define PIO_PA2A_PWMC0_PWMH1 (1u << 2) /**< \brief Pwm0 signal: PWMC0_PWMH1 */
\r
228 #define PIO_PA12B_PWMC0_PWMH1 (1u << 12) /**< \brief Pwm0 signal: PWMC0_PWMH1 */
\r
229 #define PIO_PA24B_PWMC0_PWMH1 (1u << 24) /**< \brief Pwm0 signal: PWMC0_PWMH1 */
\r
230 #define PIO_PB1A_PWMC0_PWMH1 (1u << 1) /**< \brief Pwm0 signal: PWMC0_PWMH1 */
\r
231 #define PIO_PD21A_PWMC0_PWMH1 (1u << 21) /**< \brief Pwm0 signal: PWMC0_PWMH1 */
\r
232 #define PIO_PA13B_PWMC0_PWMH2 (1u << 13) /**< \brief Pwm0 signal: PWMC0_PWMH2 */
\r
233 #define PIO_PA25B_PWMC0_PWMH2 (1u << 25) /**< \brief Pwm0 signal: PWMC0_PWMH2 */
\r
234 #define PIO_PB4B_PWMC0_PWMH2 (1u << 4) /**< \brief Pwm0 signal: PWMC0_PWMH2 */
\r
235 #define PIO_PC19B_PWMC0_PWMH2 (1u << 19) /**< \brief Pwm0 signal: PWMC0_PWMH2 */
\r
236 #define PIO_PD22A_PWMC0_PWMH2 (1u << 22) /**< \brief Pwm0 signal: PWMC0_PWMH2 */
\r
237 #define PIO_PA7B_PWMC0_PWMH3 (1u << 7) /**< \brief Pwm0 signal: PWMC0_PWMH3 */
\r
238 #define PIO_PA14B_PWMC0_PWMH3 (1u << 14) /**< \brief Pwm0 signal: PWMC0_PWMH3 */
\r
239 #define PIO_PA17C_PWMC0_PWMH3 (1u << 17) /**< \brief Pwm0 signal: PWMC0_PWMH3 */
\r
240 #define PIO_PC13B_PWMC0_PWMH3 (1u << 13) /**< \brief Pwm0 signal: PWMC0_PWMH3 */
\r
241 #define PIO_PC21B_PWMC0_PWMH3 (1u << 21) /**< \brief Pwm0 signal: PWMC0_PWMH3 */
\r
242 #define PIO_PD23A_PWMC0_PWMH3 (1u << 23) /**< \brief Pwm0 signal: PWMC0_PWMH3 */
\r
243 #define PIO_PA1A_PWMC0_PWML0 (1u << 1) /**< \brief Pwm0 signal: PWMC0_PWML0 */
\r
244 #define PIO_PA19B_PWMC0_PWML0 (1u << 19) /**< \brief Pwm0 signal: PWMC0_PWML0 */
\r
245 #define PIO_PB5B_PWMC0_PWML0 (1u << 5) /**< \brief Pwm0 signal: PWMC0_PWML0 */
\r
246 #define PIO_PC0B_PWMC0_PWML0 (1u << 0) /**< \brief Pwm0 signal: PWMC0_PWML0 */
\r
247 #define PIO_PD10B_PWMC0_PWML0 (1u << 10) /**< \brief Pwm0 signal: PWMC0_PWML0 */
\r
248 #define PIO_PD24A_PWMC0_PWML0 (1u << 24) /**< \brief Pwm0 signal: PWMC0_PWML0 */
\r
249 #define PIO_PA20B_PWMC0_PWML1 (1u << 20) /**< \brief Pwm0 signal: PWMC0_PWML1 */
\r
250 #define PIO_PB12A_PWMC0_PWML1 (1u << 12) /**< \brief Pwm0 signal: PWMC0_PWML1 */
\r
251 #define PIO_PC1B_PWMC0_PWML1 (1u << 1) /**< \brief Pwm0 signal: PWMC0_PWML1 */
\r
252 #define PIO_PC18B_PWMC0_PWML1 (1u << 18) /**< \brief Pwm0 signal: PWMC0_PWML1 */
\r
253 #define PIO_PD25A_PWMC0_PWML1 (1u << 25) /**< \brief Pwm0 signal: PWMC0_PWML1 */
\r
254 #define PIO_PA16C_PWMC0_PWML2 (1u << 16) /**< \brief Pwm0 signal: PWMC0_PWML2 */
\r
255 #define PIO_PA30A_PWMC0_PWML2 (1u << 30) /**< \brief Pwm0 signal: PWMC0_PWML2 */
\r
256 #define PIO_PB13A_PWMC0_PWML2 (1u << 13) /**< \brief Pwm0 signal: PWMC0_PWML2 */
\r
257 #define PIO_PC2B_PWMC0_PWML2 (1u << 2) /**< \brief Pwm0 signal: PWMC0_PWML2 */
\r
258 #define PIO_PC20B_PWMC0_PWML2 (1u << 20) /**< \brief Pwm0 signal: PWMC0_PWML2 */
\r
259 #define PIO_PD26A_PWMC0_PWML2 (1u << 26) /**< \brief Pwm0 signal: PWMC0_PWML2 */
\r
260 #define PIO_PA15C_PWMC0_PWML3 (1u << 15) /**< \brief Pwm0 signal: PWMC0_PWML3 */
\r
261 #define PIO_PC3B_PWMC0_PWML3 (1u << 3) /**< \brief Pwm0 signal: PWMC0_PWML3 */
\r
262 #define PIO_PC15B_PWMC0_PWML3 (1u << 15) /**< \brief Pwm0 signal: PWMC0_PWML3 */
\r
263 #define PIO_PC22B_PWMC0_PWML3 (1u << 22) /**< \brief Pwm0 signal: PWMC0_PWML3 */
\r
264 #define PIO_PD27A_PWMC0_PWML3 (1u << 27) /**< \brief Pwm0 signal: PWMC0_PWML3 */
\r
265 /* ========== Pio definition for PWM1 peripheral ========== */
\r
266 #define PIO_PA30B_PWMC1_PWMEXTRG0 (1u << 30) /**< \brief Pwm1 signal: PWMC1_PWMEXTRG0 */
\r
267 #define PIO_PA18A_PWMC1_PWMEXTRG1 (1u << 18) /**< \brief Pwm1 signal: PWMC1_PWMEXTRG1 */
\r
268 #define PIO_PA21C_PWMC1_PWMFI0 (1u << 21) /**< \brief Pwm1 signal: PWMC1_PWMFI0 */
\r
269 #define PIO_PA26D_PWMC1_PWMFI1 (1u << 26) /**< \brief Pwm1 signal: PWMC1_PWMFI1 */
\r
270 #define PIO_PA28D_PWMC1_PWMFI2 (1u << 28) /**< \brief Pwm1 signal: PWMC1_PWMFI2 */
\r
271 #define PIO_PA12C_PWMC1_PWMH0 (1u << 12) /**< \brief Pwm1 signal: PWMC1_PWMH0 */
\r
272 #define PIO_PD1B_PWMC1_PWMH0 (1u << 1) /**< \brief Pwm1 signal: PWMC1_PWMH0 */
\r
273 #define PIO_PA14C_PWMC1_PWMH1 (1u << 14) /**< \brief Pwm1 signal: PWMC1_PWMH1 */
\r
274 #define PIO_PD3B_PWMC1_PWMH1 (1u << 3) /**< \brief Pwm1 signal: PWMC1_PWMH1 */
\r
275 #define PIO_PA31D_PWMC1_PWMH2 (1u << 31) /**< \brief Pwm1 signal: PWMC1_PWMH2 */
\r
276 #define PIO_PD5B_PWMC1_PWMH2 (1u << 5) /**< \brief Pwm1 signal: PWMC1_PWMH2 */
\r
277 #define PIO_PA8A_PWMC1_PWMH3 (1u << 8) /**< \brief Pwm1 signal: PWMC1_PWMH3 */
\r
278 #define PIO_PD7B_PWMC1_PWMH3 (1u << 7) /**< \brief Pwm1 signal: PWMC1_PWMH3 */
\r
279 #define PIO_PA11C_PWMC1_PWML0 (1u << 11) /**< \brief Pwm1 signal: PWMC1_PWML0 */
\r
280 #define PIO_PD0B_PWMC1_PWML0 (1u << 0) /**< \brief Pwm1 signal: PWMC1_PWML0 */
\r
281 #define PIO_PA13C_PWMC1_PWML1 (1u << 13) /**< \brief Pwm1 signal: PWMC1_PWML1 */
\r
282 #define PIO_PD2B_PWMC1_PWML1 (1u << 2) /**< \brief Pwm1 signal: PWMC1_PWML1 */
\r
283 #define PIO_PA23D_PWMC1_PWML2 (1u << 23) /**< \brief Pwm1 signal: PWMC1_PWML2 */
\r
284 #define PIO_PD4B_PWMC1_PWML2 (1u << 4) /**< \brief Pwm1 signal: PWMC1_PWML2 */
\r
285 #define PIO_PA5A_PWMC1_PWML3 (1u << 5) /**< \brief Pwm1 signal: PWMC1_PWML3 */
\r
286 #define PIO_PD6B_PWMC1_PWML3 (1u << 6) /**< \brief Pwm1 signal: PWMC1_PWML3 */
\r
287 /* ========== Pio definition for QSPI peripheral ========== */
\r
288 #define PIO_PA11A_QCS (1u << 11) /**< \brief Qspi signal: QCS */
\r
289 #define PIO_PA13A_QIO0 (1u << 13) /**< \brief Qspi signal: QIO0 */
\r
290 #define PIO_PA12A_QIO1 (1u << 12) /**< \brief Qspi signal: QIO1 */
\r
291 #define PIO_PA17A_QIO2 (1u << 17) /**< \brief Qspi signal: QIO2 */
\r
292 #define PIO_PD31A_QIO3 (1u << 31) /**< \brief Qspi signal: QIO3 */
\r
293 #define PIO_PA14A_QSCK (1u << 14) /**< \brief Qspi signal: QSCK */
\r
294 /* ========== Pio definition for SPI0 peripheral ========== */
\r
295 #define PIO_PD20B_SPI0_MISO (1u << 20) /**< \brief Spi0 signal: SPI0_MISO */
\r
296 #define PIO_PD21B_SPI0_MOSI (1u << 21) /**< \brief Spi0 signal: SPI0_MOSI */
\r
297 #define PIO_PB2D_SPI0_NPCS0 (1u << 2) /**< \brief Spi0 signal: SPI0_NPCS0 */
\r
298 #define PIO_PA31A_SPI0_NPCS1 (1u << 31) /**< \brief Spi0 signal: SPI0_NPCS1 */
\r
299 #define PIO_PD25B_SPI0_NPCS1 (1u << 25) /**< \brief Spi0 signal: SPI0_NPCS1 */
\r
300 #define PIO_PD12C_SPI0_NPCS2 (1u << 12) /**< \brief Spi0 signal: SPI0_NPCS2 */
\r
301 #define PIO_PD27B_SPI0_NPCS3 (1u << 27) /**< \brief Spi0 signal: SPI0_NPCS3 */
\r
302 #define PIO_PD22B_SPI0_SPCK (1u << 22) /**< \brief Spi0 signal: SPI0_SPCK */
\r
303 /* ========== Pio definition for SPI1 peripheral ========== */
\r
304 #define PIO_PC26C_SPI1_MISO (1u << 26) /**< \brief Spi1 signal: SPI1_MISO */
\r
305 #define PIO_PC27C_SPI1_MOSI (1u << 27) /**< \brief Spi1 signal: SPI1_MOSI */
\r
306 #define PIO_PC25C_SPI1_NPCS0 (1u << 25) /**< \brief Spi1 signal: SPI1_NPCS0 */
\r
307 #define PIO_PC28C_SPI1_NPCS1 (1u << 28) /**< \brief Spi1 signal: SPI1_NPCS1 */
\r
308 #define PIO_PD0C_SPI1_NPCS1 (1u << 0) /**< \brief Spi1 signal: SPI1_NPCS1 */
\r
309 #define PIO_PC29C_SPI1_NPCS2 (1u << 29) /**< \brief Spi1 signal: SPI1_NPCS2 */
\r
310 #define PIO_PD1C_SPI1_NPCS2 (1u << 1) /**< \brief Spi1 signal: SPI1_NPCS2 */
\r
311 #define PIO_PC30C_SPI1_NPCS3 (1u << 30) /**< \brief Spi1 signal: SPI1_NPCS3 */
\r
312 #define PIO_PD2C_SPI1_NPCS3 (1u << 2) /**< \brief Spi1 signal: SPI1_NPCS3 */
\r
313 #define PIO_PC24C_SPI1_SPCK (1u << 24) /**< \brief Spi1 signal: SPI1_SPCK */
\r
314 /* ========== Pio definition for SSC peripheral ========== */
\r
315 #define PIO_PA10C_RD (1u << 10) /**< \brief Ssc signal: RD */
\r
316 #define PIO_PD24B_RF (1u << 24) /**< \brief Ssc signal: RF */
\r
317 #define PIO_PA22A_RK (1u << 22) /**< \brief Ssc signal: RK */
\r
318 #define PIO_PB5D_TD (1u << 5) /**< \brief Ssc signal: TD */
\r
319 #define PIO_PD10C_TD (1u << 10) /**< \brief Ssc signal: TD */
\r
320 #define PIO_PD26B_TD (1u << 26) /**< \brief Ssc signal: TD */
\r
321 #define PIO_PB0D_TF (1u << 0) /**< \brief Ssc signal: TF */
\r
322 #define PIO_PB1D_TK (1u << 1) /**< \brief Ssc signal: TK */
\r
323 /* ========== Pio definition for TC0 peripheral ========== */
\r
324 #define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */
\r
325 #define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */
\r
326 #define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */
\r
327 #define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */
\r
328 #define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */
\r
329 #define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */
\r
330 #define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */
\r
331 #define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */
\r
332 #define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */
\r
333 /* ========== Pio definition for TC3 peripheral ========== */
\r
334 #define PIO_PE5B_TCLK10 (1u << 5) /**< \brief Tc3 signal: TCLK10 */
\r
335 #define PIO_PD24C_TCLK11 (1u << 24) /**< \brief Tc3 signal: TCLK11 */
\r
336 #define PIO_PE2B_TCLK9 (1u << 2) /**< \brief Tc3 signal: TCLK9 */
\r
337 #define PIO_PE3B_TIOA10 (1u << 3) /**< \brief Tc3 signal: TIOA10 */
\r
338 #define PIO_PD21C_TIOA11 (1u << 21) /**< \brief Tc3 signal: TIOA11 */
\r
339 #define PIO_PE0B_TIOA9 (1u << 0) /**< \brief Tc3 signal: TIOA9 */
\r
340 #define PIO_PE4B_TIOB10 (1u << 4) /**< \brief Tc3 signal: TIOB10 */
\r
341 #define PIO_PD22C_TIOB11 (1u << 22) /**< \brief Tc3 signal: TIOB11 */
\r
342 #define PIO_PE1B_TIOB9 (1u << 1) /**< \brief Tc3 signal: TIOB9 */
\r
343 /* ========== Pio definition for TWI0 peripheral ========== */
\r
344 #define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */
\r
345 #define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */
\r
346 /* ========== Pio definition for TWI1 peripheral ========== */
\r
347 #define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */
\r
348 #define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */
\r
349 /* ========== Pio definition for TWI2 peripheral ========== */
\r
350 #define PIO_PD28C_TWCK2 (1u << 28) /**< \brief Twi2 signal: TWCK2 */
\r
351 #define PIO_PD27C_TWD2 (1u << 27) /**< \brief Twi2 signal: TWD2 */
\r
352 /* ========== Pio definition for UART0 peripheral ========== */
\r
353 #define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */
\r
354 #define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */
\r
355 /* ========== Pio definition for UART1 peripheral ========== */
\r
356 #define PIO_PA5C_URXD1 (1u << 5) /**< \brief Uart1 signal: URXD1 */
\r
357 #define PIO_PA4C_UTXD1 (1u << 4) /**< \brief Uart1 signal: UTXD1 */
\r
358 #define PIO_PA6C_UTXD1 (1u << 6) /**< \brief Uart1 signal: UTXD1 */
\r
359 #define PIO_PD26D_UTXD1 (1u << 26) /**< \brief Uart1 signal: UTXD1 */
\r
360 /* ========== Pio definition for UART2 peripheral ========== */
\r
361 #define PIO_PD25C_URXD2 (1u << 25) /**< \brief Uart2 signal: URXD2 */
\r
362 #define PIO_PD26C_UTXD2 (1u << 26) /**< \brief Uart2 signal: UTXD2 */
\r
363 /* ========== Pio definition for UART3 peripheral ========== */
\r
364 #define PIO_PD28A_URXD3 (1u << 28) /**< \brief Uart3 signal: URXD3 */
\r
365 #define PIO_PD30A_UTXD3 (1u << 30) /**< \brief Uart3 signal: UTXD3 */
\r
366 #define PIO_PD31B_UTXD3 (1u << 31) /**< \brief Uart3 signal: UTXD3 */
\r
367 /* ========== Pio definition for UART4 peripheral ========== */
\r
368 #define PIO_PD18C_URXD4 (1u << 18) /**< \brief Uart4 signal: URXD4 */
\r
369 #define PIO_PD3C_UTXD4 (1u << 3) /**< \brief Uart4 signal: UTXD4 */
\r
370 #define PIO_PD19C_UTXD4 (1u << 19) /**< \brief Uart4 signal: UTXD4 */
\r
371 /* ========== Pio definition for USART0 peripheral ========== */
\r
372 #define PIO_PB2C_CTS0 (1u << 2) /**< \brief Usart0 signal: CTS0 */
\r
373 #define PIO_PD0D_DCD0 (1u << 0) /**< \brief Usart0 signal: DCD0 */
\r
374 #define PIO_PD2D_DSR0 (1u << 2) /**< \brief Usart0 signal: DSR0 */
\r
375 #define PIO_PD1D_DTR0 (1u << 1) /**< \brief Usart0 signal: DTR0 */
\r
376 #define PIO_PD3D_RI0 (1u << 3) /**< \brief Usart0 signal: RI0 */
\r
377 #define PIO_PB3C_RTS0 (1u << 3) /**< \brief Usart0 signal: RTS0 */
\r
378 #define PIO_PB0C_RXD0 (1u << 0) /**< \brief Usart0 signal: RXD0 */
\r
379 #define PIO_PB13C_SCK0 (1u << 13) /**< \brief Usart0 signal: SCK0 */
\r
380 #define PIO_PB1C_TXD0 (1u << 1) /**< \brief Usart0 signal: TXD0 */
\r
381 /* ========== Pio definition for USART1 peripheral ========== */
\r
382 #define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */
\r
383 #define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */
\r
384 #define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */
\r
385 #define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */
\r
386 #define PIO_PA3B_LONCOL1 (1u << 3) /**< \brief Usart1 signal: LONCOL1 */
\r
387 #define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */
\r
388 #define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */
\r
389 #define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */
\r
390 #define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */
\r
391 #define PIO_PB4D_TXD1 (1u << 4) /**< \brief Usart1 signal: TXD1 */
\r
392 /* ========== Pio definition for USART2 peripheral ========== */
\r
393 #define PIO_PD19B_CTS2 (1u << 19) /**< \brief Usart2 signal: CTS2 */
\r
394 #define PIO_PD4D_DCD2 (1u << 4) /**< \brief Usart2 signal: DCD2 */
\r
395 #define PIO_PD6D_DSR2 (1u << 6) /**< \brief Usart2 signal: DSR2 */
\r
396 #define PIO_PD5D_DTR2 (1u << 5) /**< \brief Usart2 signal: DTR2 */
\r
397 #define PIO_PD7D_RI2 (1u << 7) /**< \brief Usart2 signal: RI2 */
\r
398 #define PIO_PD18B_RTS2 (1u << 18) /**< \brief Usart2 signal: RTS2 */
\r
399 #define PIO_PD15B_RXD2 (1u << 15) /**< \brief Usart2 signal: RXD2 */
\r
400 #define PIO_PD17B_SCK2 (1u << 17) /**< \brief Usart2 signal: SCK2 */
\r
401 #define PIO_PD16B_TXD2 (1u << 16) /**< \brief Usart2 signal: TXD2 */
\r
402 /* ========== Pio indexes ========== */
\r
403 #define PIO_PA20_IDX 0
\r
404 #define PIO_PA19_IDX 1
\r
405 #define PIO_PA18_IDX 2
\r
406 #define PIO_PA17_IDX 3
\r
407 #define PIO_PA21_IDX 4
\r
408 #define PIO_PA7_IDX 5
\r
409 #define PIO_PA8_IDX 6
\r
410 #define PIO_PA22_IDX 7
\r
411 #define PIO_PA13_IDX 8
\r
412 #define PIO_PA16_IDX 9
\r
413 #define PIO_PA23_IDX 10
\r
414 #define PIO_PA15_IDX 11
\r
415 #define PIO_PA14_IDX 12
\r
416 #define PIO_PA24_IDX 13
\r
417 #define PIO_PA25_IDX 14
\r
418 #define PIO_PA26_IDX 15
\r
419 #define PIO_PA11_IDX 16
\r
420 #define PIO_PA10_IDX 17
\r
421 #define PIO_PA12_IDX 18
\r
422 #define PIO_PA27_IDX 19
\r
423 #define PIO_PA5_IDX 20
\r
424 #define PIO_PA9_IDX 21
\r
425 #define PIO_PA4_IDX 22
\r
426 #define PIO_PA3_IDX 23
\r
427 #define PIO_PA2_IDX 24
\r
428 #define PIO_PA1_IDX 25
\r
429 #define PIO_PA0_IDX 26
\r
430 #define PIO_PA28_IDX 27
\r
431 #define PIO_PA30_IDX 29
\r
432 #define PIO_PA31_IDX 30
\r
433 #define PIO_PB1_IDX 32
\r
434 #define PIO_PB0_IDX 33
\r
435 #define PIO_PB2_IDX 34
\r
436 #define PIO_PB3_IDX 35
\r
437 #define PIO_PB6_IDX 36
\r
438 #define PIO_PB12_IDX 37
\r
439 #define PIO_PB7_IDX 38
\r
440 #define PIO_PB4_IDX 39
\r
441 #define PIO_PB5_IDX 40
\r
442 #define PIO_PB8_IDX 41
\r
443 #define PIO_PB9_IDX 42
\r
444 #define PIO_PB13_IDX 43
\r
445 #define PIO_PB10_IDX 44
\r
446 #define PIO_PB11_IDX 45
\r
447 #define PIO_PD0_IDX 96
\r
448 #define PIO_PD31_IDX 97
\r
449 #define PIO_PD30_IDX 98
\r
450 #define PIO_PD27_IDX 99
\r
451 #define PIO_PD25_IDX 100
\r
452 #define PIO_PD26_IDX 101
\r
453 #define PIO_PD24_IDX 102
\r
454 #define PIO_PD22_IDX 104
\r
455 #define PIO_PD21_IDX 105
\r
456 #define PIO_PD20_IDX 106
\r
457 #define PIO_PD19_IDX 107
\r
458 #define PIO_PD18_IDX 108
\r
459 #define PIO_PD28_IDX 109
\r
460 #define PIO_PD17_IDX 110
\r
461 #define PIO_PD16_IDX 111
\r
462 #define PIO_PD14_IDX 112
\r
463 #define PIO_PD13_IDX 113
\r
464 #define PIO_PD12_IDX 114
\r
465 #define PIO_PD11_IDX 115
\r
466 #define PIO_PD10_IDX 116
\r
467 #define PIO_PD15_IDX 117
\r
468 #define PIO_PD9_IDX 119
\r
469 #define PIO_PD8_IDX 120
\r
470 #define PIO_PD7_IDX 121
\r
471 #define PIO_PD6_IDX 122
\r
472 #define PIO_PD5_IDX 123
\r
473 #define PIO_PD4_IDX 124
\r
474 #define PIO_PD3_IDX 125
\r
475 #define PIO_PD2_IDX 126
\r
476 #define PIO_PD1_IDX 127
\r
478 #endif /* _SAMV71N20_PIO_ */
\r
projects / freertos / blob