1 ;/******************** (C) COPYRIGHT 2015 STMicroelectronics ********************
\r
2 ;* File Name : startup_stm32f756xx.s
\r
3 ;* Author : MCD Application Team
\r
5 ;* Date : 06-March-2015
\r
6 ;* Description : STM32F756xx devices vector table for EWARM toolchain.
\r
7 ;* This module performs:
\r
8 ;* - Set the initial SP
\r
9 ;* - Set the initial PC == _iar_program_start,
\r
10 ;* - Set the vector table entries with the exceptions ISR
\r
12 ;* - Branches to main in the C library (which eventually
\r
14 ;* After Reset the Cortex-M7 processor is in Thread mode,
\r
15 ;* priority is Privileged, and the Stack is set to Main.
\r
16 ;********************************************************************************
\r
18 ;* Redistribution and use in source and binary forms, with or without modification,
\r
19 ;* are permitted provided that the following conditions are met:
\r
20 ;* 1. Redistributions of source code must retain the above copyright notice,
\r
21 ;* this list of conditions and the following disclaimer.
\r
22 ;* 2. Redistributions in binary form must reproduce the above copyright notice,
\r
23 ;* this list of conditions and the following disclaimer in the documentation
\r
24 ;* and/or other materials provided with the distribution.
\r
25 ;* 3. Neither the name of STMicroelectronics nor the names of its contributors
\r
26 ;* may be used to endorse or promote products derived from this software
\r
27 ;* without specific prior written permission.
\r
29 ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
\r
30 ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
\r
31 ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
\r
32 ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
\r
33 ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
\r
34 ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
\r
35 ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
\r
36 ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
\r
37 ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
\r
38 ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
\r
40 ;*******************************************************************************
\r
43 ; The modules in this file are included in the libraries, and may be replaced
\r
44 ; by any user-defined modules that define the PUBLIC symbol _program_start or
\r
45 ; a user defined start symbol.
\r
46 ; To override the cstartup defined in the library, simply add your modified
\r
47 ; version to the workbench project.
\r
49 ; The vector table is normally located at address 0.
\r
50 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
\r
51 ; The name "__vector_table" has special meaning for C-SPY:
\r
52 ; it is where the SP start value is found, and the NVIC vector
\r
53 ; table register (VTOR) is initialized to this address if != 0.
\r
60 ;; Forward declaration of sections.
\r
61 SECTION CSTACK:DATA:NOROOT(3)
\r
63 SECTION .intvec:CODE:NOROOT(2)
\r
65 EXTERN __iar_program_start
\r
67 PUBLIC __vector_table
\r
72 DCD Reset_Handler ; Reset Handler
\r
74 DCD NMI_Handler ; NMI Handler
\r
75 DCD HardFault_Handler ; Hard Fault Handler
\r
76 DCD MemManage_Handler ; MPU Fault Handler
\r
77 DCD BusFault_Handler ; Bus Fault Handler
\r
78 DCD UsageFault_Handler ; Usage Fault Handler
\r
83 DCD SVC_Handler ; SVCall Handler
\r
84 DCD DebugMon_Handler ; Debug Monitor Handler
\r
86 DCD PendSV_Handler ; PendSV Handler
\r
87 DCD SysTick_Handler ; SysTick Handler
\r
89 ; External Interrupts
\r
90 DCD WWDG_IRQHandler ; Window WatchDog
\r
91 DCD PVD_IRQHandler ; PVD through EXTI Line detection
\r
92 DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
\r
93 DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
\r
94 DCD FLASH_IRQHandler ; FLASH
\r
95 DCD RCC_IRQHandler ; RCC
\r
96 DCD EXTI0_IRQHandler ; EXTI Line0
\r
97 DCD EXTI1_IRQHandler ; EXTI Line1
\r
98 DCD EXTI2_IRQHandler ; EXTI Line2
\r
99 DCD EXTI3_IRQHandler ; EXTI Line3
\r
100 DCD EXTI4_IRQHandler ; EXTI Line4
\r
101 DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0
\r
102 DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1
\r
103 DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2
\r
104 DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3
\r
105 DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4
\r
106 DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5
\r
107 DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6
\r
108 DCD ADC_IRQHandler ; ADC1, ADC2 and ADC3s
\r
109 DCD CAN1_TX_IRQHandler ; CAN1 TX
\r
110 DCD CAN1_RX0_IRQHandler ; CAN1 RX0
\r
111 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
\r
112 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
\r
113 DCD EXTI9_5_IRQHandler ; External Line[9:5]s
\r
114 DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9
\r
115 DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10
\r
116 DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11
\r
117 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
\r
118 DCD TIM2_IRQHandler ; TIM2
\r
119 DCD TIM3_IRQHandler ; TIM3
\r
120 DCD TIM4_IRQHandler ; TIM4
\r
121 DCD I2C1_EV_IRQHandler ; I2C1 Event
\r
122 DCD I2C1_ER_IRQHandler ; I2C1 Error
\r
123 DCD I2C2_EV_IRQHandler ; I2C2 Event
\r
124 DCD I2C2_ER_IRQHandler ; I2C2 Error
\r
125 DCD SPI1_IRQHandler ; SPI1
\r
126 DCD SPI2_IRQHandler ; SPI2
\r
127 DCD USART1_IRQHandler ; USART1
\r
128 DCD USART2_IRQHandler ; USART2
\r
129 DCD USART3_IRQHandler ; USART3
\r
130 DCD EXTI15_10_IRQHandler ; External Line[15:10]s
\r
131 DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
\r
132 DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line
\r
133 DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12
\r
134 DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13
\r
135 DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14
\r
136 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
\r
137 DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7
\r
138 DCD FMC_IRQHandler ; FMC
\r
139 DCD SDMMC1_IRQHandler ; SDMMC1
\r
140 DCD TIM5_IRQHandler ; TIM5
\r
141 DCD SPI3_IRQHandler ; SPI3
\r
142 DCD UART4_IRQHandler ; UART4
\r
143 DCD UART5_IRQHandler ; UART5
\r
144 DCD TIM6_DAC_IRQHandler ; TIM6 and DAC1&2 underrun errors
\r
145 DCD TIM7_IRQHandler ; TIM7
\r
146 DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0
\r
147 DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1
\r
148 DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2
\r
149 DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3
\r
150 DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4
\r
151 DCD ETH_IRQHandler ; Ethernet
\r
152 DCD ETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI line
\r
153 DCD CAN2_TX_IRQHandler ; CAN2 TX
\r
154 DCD CAN2_RX0_IRQHandler ; CAN2 RX0
\r
155 DCD CAN2_RX1_IRQHandler ; CAN2 RX1
\r
156 DCD CAN2_SCE_IRQHandler ; CAN2 SCE
\r
157 DCD OTG_FS_IRQHandler ; USB OTG FS
\r
158 DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5
\r
159 DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6
\r
160 DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7
\r
161 DCD USART6_IRQHandler ; USART6
\r
162 DCD I2C3_EV_IRQHandler ; I2C3 event
\r
163 DCD I2C3_ER_IRQHandler ; I2C3 error
\r
164 DCD OTG_HS_EP1_OUT_IRQHandler ; USB OTG HS End Point 1 Out
\r
165 DCD OTG_HS_EP1_IN_IRQHandler ; USB OTG HS End Point 1 In
\r
166 DCD OTG_HS_WKUP_IRQHandler ; USB OTG HS Wakeup through EXTI
\r
167 DCD OTG_HS_IRQHandler ; USB OTG HS
\r
168 DCD DCMI_IRQHandler ; DCMI
\r
169 DCD CRYP_IRQHandler ; CRYP crypto
\r
170 DCD HASH_RNG_IRQHandler ; Hash and Rng
\r
171 DCD FPU_IRQHandler ; FPU
\r
172 DCD UART7_IRQHandler ; UART7
\r
173 DCD UART8_IRQHandler ; UART8
\r
174 DCD SPI4_IRQHandler ; SPI4
\r
175 DCD SPI5_IRQHandler ; SPI5
\r
176 DCD SPI6_IRQHandler ; SPI6
\r
177 DCD SAI1_IRQHandler ; SAI1
\r
178 DCD LTDC_IRQHandler ; LTDC
\r
179 DCD LTDC_ER_IRQHandler ; LTDC error
\r
180 DCD DMA2D_IRQHandler ; DMA2D
\r
181 DCD SAI2_IRQHandler ; SAI2
\r
182 DCD QUADSPI_IRQHandler ; QUADSPI
\r
183 DCD LPTIM1_IRQHandler ; LPTIM1
\r
184 DCD CEC_IRQHandler ; HDMI_CEC
\r
185 DCD I2C4_EV_IRQHandler ; I2C4 Event
\r
186 DCD I2C4_ER_IRQHandler ; I2C4 Error
\r
187 DCD SPDIF_RX_IRQHandler ; SPDIF_RX
\r
188 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
\r
190 ;; Default interrupt handlers.
\r
193 PUBWEAK Reset_Handler
\r
194 SECTION .text:CODE:NOROOT:REORDER(2)
\r
197 LDR R0, =SystemInit
\r
199 LDR R0, =__iar_program_start
\r
202 PUBWEAK NMI_Handler
\r
203 SECTION .text:CODE:NOROOT:REORDER(1)
\r
207 PUBWEAK HardFault_Handler
\r
208 SECTION .text:CODE:NOROOT:REORDER(1)
\r
210 B HardFault_Handler
\r
212 PUBWEAK MemManage_Handler
\r
213 SECTION .text:CODE:NOROOT:REORDER(1)
\r
215 B MemManage_Handler
\r
217 PUBWEAK BusFault_Handler
\r
218 SECTION .text:CODE:NOROOT:REORDER(1)
\r
222 PUBWEAK UsageFault_Handler
\r
223 SECTION .text:CODE:NOROOT:REORDER(1)
\r
225 B UsageFault_Handler
\r
227 PUBWEAK SVC_Handler
\r
228 SECTION .text:CODE:NOROOT:REORDER(1)
\r
232 PUBWEAK DebugMon_Handler
\r
233 SECTION .text:CODE:NOROOT:REORDER(1)
\r
237 PUBWEAK PendSV_Handler
\r
238 SECTION .text:CODE:NOROOT:REORDER(1)
\r
242 PUBWEAK SysTick_Handler
\r
243 SECTION .text:CODE:NOROOT:REORDER(1)
\r
247 PUBWEAK WWDG_IRQHandler
\r
248 SECTION .text:CODE:NOROOT:REORDER(1)
\r
252 PUBWEAK PVD_IRQHandler
\r
253 SECTION .text:CODE:NOROOT:REORDER(1)
\r
257 PUBWEAK TAMP_STAMP_IRQHandler
\r
258 SECTION .text:CODE:NOROOT:REORDER(1)
\r
259 TAMP_STAMP_IRQHandler
\r
260 B TAMP_STAMP_IRQHandler
\r
262 PUBWEAK RTC_WKUP_IRQHandler
\r
263 SECTION .text:CODE:NOROOT:REORDER(1)
\r
264 RTC_WKUP_IRQHandler
\r
265 B RTC_WKUP_IRQHandler
\r
267 PUBWEAK FLASH_IRQHandler
\r
268 SECTION .text:CODE:NOROOT:REORDER(1)
\r
272 PUBWEAK RCC_IRQHandler
\r
273 SECTION .text:CODE:NOROOT:REORDER(1)
\r
277 PUBWEAK EXTI0_IRQHandler
\r
278 SECTION .text:CODE:NOROOT:REORDER(1)
\r
282 PUBWEAK EXTI1_IRQHandler
\r
283 SECTION .text:CODE:NOROOT:REORDER(1)
\r
287 PUBWEAK EXTI2_IRQHandler
\r
288 SECTION .text:CODE:NOROOT:REORDER(1)
\r
292 PUBWEAK EXTI3_IRQHandler
\r
293 SECTION .text:CODE:NOROOT:REORDER(1)
\r
297 PUBWEAK EXTI4_IRQHandler
\r
298 SECTION .text:CODE:NOROOT:REORDER(1)
\r
302 PUBWEAK DMA1_Stream0_IRQHandler
\r
303 SECTION .text:CODE:NOROOT:REORDER(1)
\r
304 DMA1_Stream0_IRQHandler
\r
305 B DMA1_Stream0_IRQHandler
\r
307 PUBWEAK DMA1_Stream1_IRQHandler
\r
308 SECTION .text:CODE:NOROOT:REORDER(1)
\r
309 DMA1_Stream1_IRQHandler
\r
310 B DMA1_Stream1_IRQHandler
\r
312 PUBWEAK DMA1_Stream2_IRQHandler
\r
313 SECTION .text:CODE:NOROOT:REORDER(1)
\r
314 DMA1_Stream2_IRQHandler
\r
315 B DMA1_Stream2_IRQHandler
\r
317 PUBWEAK DMA1_Stream3_IRQHandler
\r
318 SECTION .text:CODE:NOROOT:REORDER(1)
\r
319 DMA1_Stream3_IRQHandler
\r
320 B DMA1_Stream3_IRQHandler
\r
322 PUBWEAK DMA1_Stream4_IRQHandler
\r
323 SECTION .text:CODE:NOROOT:REORDER(1)
\r
324 DMA1_Stream4_IRQHandler
\r
325 B DMA1_Stream4_IRQHandler
\r
327 PUBWEAK DMA1_Stream5_IRQHandler
\r
328 SECTION .text:CODE:NOROOT:REORDER(1)
\r
329 DMA1_Stream5_IRQHandler
\r
330 B DMA1_Stream5_IRQHandler
\r
332 PUBWEAK DMA1_Stream6_IRQHandler
\r
333 SECTION .text:CODE:NOROOT:REORDER(1)
\r
334 DMA1_Stream6_IRQHandler
\r
335 B DMA1_Stream6_IRQHandler
\r
337 PUBWEAK ADC_IRQHandler
\r
338 SECTION .text:CODE:NOROOT:REORDER(1)
\r
342 PUBWEAK CAN1_TX_IRQHandler
\r
343 SECTION .text:CODE:NOROOT:REORDER(1)
\r
344 CAN1_TX_IRQHandler
\r
345 B CAN1_TX_IRQHandler
\r
347 PUBWEAK CAN1_RX0_IRQHandler
\r
348 SECTION .text:CODE:NOROOT:REORDER(1)
\r
349 CAN1_RX0_IRQHandler
\r
350 B CAN1_RX0_IRQHandler
\r
352 PUBWEAK CAN1_RX1_IRQHandler
\r
353 SECTION .text:CODE:NOROOT:REORDER(1)
\r
354 CAN1_RX1_IRQHandler
\r
355 B CAN1_RX1_IRQHandler
\r
357 PUBWEAK CAN1_SCE_IRQHandler
\r
358 SECTION .text:CODE:NOROOT:REORDER(1)
\r
359 CAN1_SCE_IRQHandler
\r
360 B CAN1_SCE_IRQHandler
\r
362 PUBWEAK EXTI9_5_IRQHandler
\r
363 SECTION .text:CODE:NOROOT:REORDER(1)
\r
364 EXTI9_5_IRQHandler
\r
365 B EXTI9_5_IRQHandler
\r
367 PUBWEAK TIM1_BRK_TIM9_IRQHandler
\r
368 SECTION .text:CODE:NOROOT:REORDER(1)
\r
369 TIM1_BRK_TIM9_IRQHandler
\r
370 B TIM1_BRK_TIM9_IRQHandler
\r
372 PUBWEAK TIM1_UP_TIM10_IRQHandler
\r
373 SECTION .text:CODE:NOROOT:REORDER(1)
\r
374 TIM1_UP_TIM10_IRQHandler
\r
375 B TIM1_UP_TIM10_IRQHandler
\r
377 PUBWEAK TIM1_TRG_COM_TIM11_IRQHandler
\r
378 SECTION .text:CODE:NOROOT:REORDER(1)
\r
379 TIM1_TRG_COM_TIM11_IRQHandler
\r
380 B TIM1_TRG_COM_TIM11_IRQHandler
\r
382 PUBWEAK TIM1_CC_IRQHandler
\r
383 SECTION .text:CODE:NOROOT:REORDER(1)
\r
384 TIM1_CC_IRQHandler
\r
385 B TIM1_CC_IRQHandler
\r
387 PUBWEAK TIM2_IRQHandler
\r
388 SECTION .text:CODE:NOROOT:REORDER(1)
\r
392 PUBWEAK TIM3_IRQHandler
\r
393 SECTION .text:CODE:NOROOT:REORDER(1)
\r
397 PUBWEAK TIM4_IRQHandler
\r
398 SECTION .text:CODE:NOROOT:REORDER(1)
\r
402 PUBWEAK I2C1_EV_IRQHandler
\r
403 SECTION .text:CODE:NOROOT:REORDER(1)
\r
404 I2C1_EV_IRQHandler
\r
405 B I2C1_EV_IRQHandler
\r
407 PUBWEAK I2C1_ER_IRQHandler
\r
408 SECTION .text:CODE:NOROOT:REORDER(1)
\r
409 I2C1_ER_IRQHandler
\r
410 B I2C1_ER_IRQHandler
\r
412 PUBWEAK I2C2_EV_IRQHandler
\r
413 SECTION .text:CODE:NOROOT:REORDER(1)
\r
414 I2C2_EV_IRQHandler
\r
415 B I2C2_EV_IRQHandler
\r
417 PUBWEAK I2C2_ER_IRQHandler
\r
418 SECTION .text:CODE:NOROOT:REORDER(1)
\r
419 I2C2_ER_IRQHandler
\r
420 B I2C2_ER_IRQHandler
\r
422 PUBWEAK SPI1_IRQHandler
\r
423 SECTION .text:CODE:NOROOT:REORDER(1)
\r
427 PUBWEAK SPI2_IRQHandler
\r
428 SECTION .text:CODE:NOROOT:REORDER(1)
\r
432 PUBWEAK USART1_IRQHandler
\r
433 SECTION .text:CODE:NOROOT:REORDER(1)
\r
435 B USART1_IRQHandler
\r
437 PUBWEAK USART2_IRQHandler
\r
438 SECTION .text:CODE:NOROOT:REORDER(1)
\r
440 B USART2_IRQHandler
\r
442 PUBWEAK USART3_IRQHandler
\r
443 SECTION .text:CODE:NOROOT:REORDER(1)
\r
445 B USART3_IRQHandler
\r
447 PUBWEAK EXTI15_10_IRQHandler
\r
448 SECTION .text:CODE:NOROOT:REORDER(1)
\r
449 EXTI15_10_IRQHandler
\r
450 B EXTI15_10_IRQHandler
\r
452 PUBWEAK RTC_Alarm_IRQHandler
\r
453 SECTION .text:CODE:NOROOT:REORDER(1)
\r
454 RTC_Alarm_IRQHandler
\r
455 B RTC_Alarm_IRQHandler
\r
457 PUBWEAK OTG_FS_WKUP_IRQHandler
\r
458 SECTION .text:CODE:NOROOT:REORDER(1)
\r
459 OTG_FS_WKUP_IRQHandler
\r
460 B OTG_FS_WKUP_IRQHandler
\r
462 PUBWEAK TIM8_BRK_TIM12_IRQHandler
\r
463 SECTION .text:CODE:NOROOT:REORDER(1)
\r
464 TIM8_BRK_TIM12_IRQHandler
\r
465 B TIM8_BRK_TIM12_IRQHandler
\r
467 PUBWEAK TIM8_UP_TIM13_IRQHandler
\r
468 SECTION .text:CODE:NOROOT:REORDER(1)
\r
469 TIM8_UP_TIM13_IRQHandler
\r
470 B TIM8_UP_TIM13_IRQHandler
\r
472 PUBWEAK TIM8_TRG_COM_TIM14_IRQHandler
\r
473 SECTION .text:CODE:NOROOT:REORDER(1)
\r
474 TIM8_TRG_COM_TIM14_IRQHandler
\r
475 B TIM8_TRG_COM_TIM14_IRQHandler
\r
477 PUBWEAK TIM8_CC_IRQHandler
\r
478 SECTION .text:CODE:NOROOT:REORDER(1)
\r
479 TIM8_CC_IRQHandler
\r
480 B TIM8_CC_IRQHandler
\r
482 PUBWEAK DMA1_Stream7_IRQHandler
\r
483 SECTION .text:CODE:NOROOT:REORDER(1)
\r
484 DMA1_Stream7_IRQHandler
\r
485 B DMA1_Stream7_IRQHandler
\r
487 PUBWEAK FMC_IRQHandler
\r
488 SECTION .text:CODE:NOROOT:REORDER(1)
\r
492 PUBWEAK SDMMC1_IRQHandler
\r
493 SECTION .text:CODE:NOROOT:REORDER(1)
\r
495 B SDMMC1_IRQHandler
\r
497 PUBWEAK TIM5_IRQHandler
\r
498 SECTION .text:CODE:NOROOT:REORDER(1)
\r
502 PUBWEAK SPI3_IRQHandler
\r
503 SECTION .text:CODE:NOROOT:REORDER(1)
\r
507 PUBWEAK UART4_IRQHandler
\r
508 SECTION .text:CODE:NOROOT:REORDER(1)
\r
512 PUBWEAK UART5_IRQHandler
\r
513 SECTION .text:CODE:NOROOT:REORDER(1)
\r
517 PUBWEAK TIM6_DAC_IRQHandler
\r
518 SECTION .text:CODE:NOROOT:REORDER(1)
\r
519 TIM6_DAC_IRQHandler
\r
520 B TIM6_DAC_IRQHandler
\r
522 PUBWEAK TIM7_IRQHandler
\r
523 SECTION .text:CODE:NOROOT:REORDER(1)
\r
527 PUBWEAK DMA2_Stream0_IRQHandler
\r
528 SECTION .text:CODE:NOROOT:REORDER(1)
\r
529 DMA2_Stream0_IRQHandler
\r
530 B DMA2_Stream0_IRQHandler
\r
532 PUBWEAK DMA2_Stream1_IRQHandler
\r
533 SECTION .text:CODE:NOROOT:REORDER(1)
\r
534 DMA2_Stream1_IRQHandler
\r
535 B DMA2_Stream1_IRQHandler
\r
537 PUBWEAK DMA2_Stream2_IRQHandler
\r
538 SECTION .text:CODE:NOROOT:REORDER(1)
\r
539 DMA2_Stream2_IRQHandler
\r
540 B DMA2_Stream2_IRQHandler
\r
542 PUBWEAK DMA2_Stream3_IRQHandler
\r
543 SECTION .text:CODE:NOROOT:REORDER(1)
\r
544 DMA2_Stream3_IRQHandler
\r
545 B DMA2_Stream3_IRQHandler
\r
547 PUBWEAK DMA2_Stream4_IRQHandler
\r
548 SECTION .text:CODE:NOROOT:REORDER(1)
\r
549 DMA2_Stream4_IRQHandler
\r
550 B DMA2_Stream4_IRQHandler
\r
552 PUBWEAK ETH_IRQHandler
\r
553 SECTION .text:CODE:NOROOT:REORDER(1)
\r
557 PUBWEAK ETH_WKUP_IRQHandler
\r
558 SECTION .text:CODE:NOROOT:REORDER(1)
\r
559 ETH_WKUP_IRQHandler
\r
560 B ETH_WKUP_IRQHandler
\r
562 PUBWEAK CAN2_TX_IRQHandler
\r
563 SECTION .text:CODE:NOROOT:REORDER(1)
\r
564 CAN2_TX_IRQHandler
\r
565 B CAN2_TX_IRQHandler
\r
567 PUBWEAK CAN2_RX0_IRQHandler
\r
568 SECTION .text:CODE:NOROOT:REORDER(1)
\r
569 CAN2_RX0_IRQHandler
\r
570 B CAN2_RX0_IRQHandler
\r
572 PUBWEAK CAN2_RX1_IRQHandler
\r
573 SECTION .text:CODE:NOROOT:REORDER(1)
\r
574 CAN2_RX1_IRQHandler
\r
575 B CAN2_RX1_IRQHandler
\r
577 PUBWEAK CAN2_SCE_IRQHandler
\r
578 SECTION .text:CODE:NOROOT:REORDER(1)
\r
579 CAN2_SCE_IRQHandler
\r
580 B CAN2_SCE_IRQHandler
\r
582 PUBWEAK OTG_FS_IRQHandler
\r
583 SECTION .text:CODE:NOROOT:REORDER(1)
\r
585 B OTG_FS_IRQHandler
\r
587 PUBWEAK DMA2_Stream5_IRQHandler
\r
588 SECTION .text:CODE:NOROOT:REORDER(1)
\r
589 DMA2_Stream5_IRQHandler
\r
590 B DMA2_Stream5_IRQHandler
\r
592 PUBWEAK DMA2_Stream6_IRQHandler
\r
593 SECTION .text:CODE:NOROOT:REORDER(1)
\r
594 DMA2_Stream6_IRQHandler
\r
595 B DMA2_Stream6_IRQHandler
\r
597 PUBWEAK DMA2_Stream7_IRQHandler
\r
598 SECTION .text:CODE:NOROOT:REORDER(1)
\r
599 DMA2_Stream7_IRQHandler
\r
600 B DMA2_Stream7_IRQHandler
\r
602 PUBWEAK USART6_IRQHandler
\r
603 SECTION .text:CODE:NOROOT:REORDER(1)
\r
605 B USART6_IRQHandler
\r
607 PUBWEAK I2C3_EV_IRQHandler
\r
608 SECTION .text:CODE:NOROOT:REORDER(1)
\r
609 I2C3_EV_IRQHandler
\r
610 B I2C3_EV_IRQHandler
\r
612 PUBWEAK I2C3_ER_IRQHandler
\r
613 SECTION .text:CODE:NOROOT:REORDER(1)
\r
614 I2C3_ER_IRQHandler
\r
615 B I2C3_ER_IRQHandler
\r
617 PUBWEAK OTG_HS_EP1_OUT_IRQHandler
\r
618 SECTION .text:CODE:NOROOT:REORDER(1)
\r
619 OTG_HS_EP1_OUT_IRQHandler
\r
620 B OTG_HS_EP1_OUT_IRQHandler
\r
622 PUBWEAK OTG_HS_EP1_IN_IRQHandler
\r
623 SECTION .text:CODE:NOROOT:REORDER(1)
\r
624 OTG_HS_EP1_IN_IRQHandler
\r
625 B OTG_HS_EP1_IN_IRQHandler
\r
627 PUBWEAK OTG_HS_WKUP_IRQHandler
\r
628 SECTION .text:CODE:NOROOT:REORDER(1)
\r
629 OTG_HS_WKUP_IRQHandler
\r
630 B OTG_HS_WKUP_IRQHandler
\r
632 PUBWEAK OTG_HS_IRQHandler
\r
633 SECTION .text:CODE:NOROOT:REORDER(1)
\r
635 B OTG_HS_IRQHandler
\r
637 PUBWEAK DCMI_IRQHandler
\r
638 SECTION .text:CODE:NOROOT:REORDER(1)
\r
642 PUBWEAK CRYP_IRQHandler
\r
643 SECTION .text:CODE:NOROOT:REORDER(1)
\r
647 PUBWEAK HASH_RNG_IRQHandler
\r
648 SECTION .text:CODE:NOROOT:REORDER(1)
\r
649 HASH_RNG_IRQHandler
\r
650 B HASH_RNG_IRQHandler
\r
652 PUBWEAK FPU_IRQHandler
\r
653 SECTION .text:CODE:NOROOT:REORDER(1)
\r
657 PUBWEAK UART7_IRQHandler
\r
658 SECTION .text:CODE:NOROOT:REORDER(1)
\r
660 B UART7_IRQHandler
\r
662 PUBWEAK UART8_IRQHandler
\r
663 SECTION .text:CODE:NOROOT:REORDER(1)
\r
667 PUBWEAK SPI4_IRQHandler
\r
668 SECTION .text:CODE:NOROOT:REORDER(1)
\r
672 PUBWEAK SPI5_IRQHandler
\r
673 SECTION .text:CODE:NOROOT:REORDER(1)
\r
677 PUBWEAK SPI6_IRQHandler
\r
678 SECTION .text:CODE:NOROOT:REORDER(1)
\r
682 PUBWEAK SAI1_IRQHandler
\r
683 SECTION .text:CODE:NOROOT:REORDER(1)
\r
687 PUBWEAK LTDC_IRQHandler
\r
688 SECTION .text:CODE:NOROOT:REORDER(1)
\r
692 PUBWEAK LTDC_ER_IRQHandler
\r
693 SECTION .text:CODE:NOROOT:REORDER(1)
\r
694 LTDC_ER_IRQHandler
\r
695 B LTDC_ER_IRQHandler
\r
697 PUBWEAK DMA2D_IRQHandler
\r
698 SECTION .text:CODE:NOROOT:REORDER(1)
\r
700 B DMA2D_IRQHandler
\r
702 PUBWEAK SAI2_IRQHandler
\r
703 SECTION .text:CODE:NOROOT:REORDER(1)
\r
707 PUBWEAK QUADSPI_IRQHandler
\r
708 SECTION .text:CODE:NOROOT:REORDER(1)
\r
709 QUADSPI_IRQHandler
\r
710 B QUADSPI_IRQHandler
\r
712 PUBWEAK LPTIM1_IRQHandler
\r
713 SECTION .text:CODE:NOROOT:REORDER(1)
\r
715 B LPTIM1_IRQHandler
\r
717 PUBWEAK CEC_IRQHandler
\r
718 SECTION .text:CODE:NOROOT:REORDER(1)
\r
722 PUBWEAK I2C4_EV_IRQHandler
\r
723 SECTION .text:CODE:NOROOT:REORDER(1)
\r
724 I2C4_EV_IRQHandler
\r
725 B I2C4_EV_IRQHandler
\r
727 PUBWEAK I2C4_ER_IRQHandler
\r
728 SECTION .text:CODE:NOROOT:REORDER(1)
\r
729 I2C4_ER_IRQHandler
\r
730 B I2C4_ER_IRQHandler
\r
732 PUBWEAK SPDIF_RX_IRQHandler
\r
733 SECTION .text:CODE:NOROOT:REORDER(1)
\r
734 SPDIF_RX_IRQHandler
\r
735 B SPDIF_RX_IRQHandler
\r
737 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
\r