2 ** ###################################################################
\r
3 ** Version: rev. 1.0, 2018-08-22
\r
7 ** Chip specific module features.
\r
9 ** Copyright 2016 Freescale Semiconductor, Inc.
\r
10 ** Copyright 2016-2019 NXP
\r
11 ** All rights reserved.
\r
13 ** SPDX-License-Identifier: BSD-3-Clause
\r
15 ** http: www.nxp.com
\r
16 ** mail: support@nxp.com
\r
19 ** - rev. 1.0 (2018-08-22)
\r
20 ** Initial version based on v0.2UM
\r
22 ** ###################################################################
\r
25 #ifndef _LPC55S69_cm33_core0_FEATURES_H_
\r
26 #define _LPC55S69_cm33_core0_FEATURES_H_
\r
28 /* SOC module features */
\r
30 /* @brief CASPER availability on the SoC. */
\r
31 #define FSL_FEATURE_SOC_CASPER_COUNT (1)
\r
32 /* @brief CRC availability on the SoC. */
\r
33 #define FSL_FEATURE_SOC_CRC_COUNT (1)
\r
34 /* @brief CTIMER availability on the SoC. */
\r
35 #define FSL_FEATURE_SOC_CTIMER_COUNT (5)
\r
36 /* @brief DMA availability on the SoC. */
\r
37 #define FSL_FEATURE_SOC_DMA_COUNT (2)
\r
38 /* @brief FLASH availability on the SoC. */
\r
39 #define FSL_FEATURE_SOC_FLASH_COUNT (1)
\r
40 /* @brief FLEXCOMM availability on the SoC. */
\r
41 #define FSL_FEATURE_SOC_FLEXCOMM_COUNT (9)
\r
42 /* @brief GINT availability on the SoC. */
\r
43 #define FSL_FEATURE_SOC_GINT_COUNT (2)
\r
44 /* @brief GPIO availability on the SoC. */
\r
45 #define FSL_FEATURE_SOC_GPIO_COUNT (1)
\r
46 /* @brief SECGPIO availability on the SoC. */
\r
47 #define FSL_FEATURE_SOC_SECGPIO_COUNT (1)
\r
48 /* @brief HASHCRYPT availability on the SoC. */
\r
49 #define FSL_FEATURE_SOC_HASHCRYPT_COUNT (1)
\r
50 /* @brief I2C availability on the SoC. */
\r
51 #define FSL_FEATURE_SOC_I2C_COUNT (8)
\r
52 /* @brief I2S availability on the SoC. */
\r
53 #define FSL_FEATURE_SOC_I2S_COUNT (8)
\r
54 /* @brief INPUTMUX availability on the SoC. */
\r
55 #define FSL_FEATURE_SOC_INPUTMUX_COUNT (1)
\r
56 /* @brief IOCON availability on the SoC. */
\r
57 #define FSL_FEATURE_SOC_IOCON_COUNT (1)
\r
58 /* @brief LPADC availability on the SoC. */
\r
59 #define FSL_FEATURE_SOC_LPADC_COUNT (1)
\r
60 /* @brief MAILBOX availability on the SoC. */
\r
61 #define FSL_FEATURE_SOC_MAILBOX_COUNT (1)
\r
62 /* @brief MRT availability on the SoC. */
\r
63 #define FSL_FEATURE_SOC_MRT_COUNT (1)
\r
64 /* @brief OSTIMER availability on the SoC. */
\r
65 #define FSL_FEATURE_SOC_OSTIMER_COUNT (1)
\r
66 /* @brief PINT availability on the SoC. */
\r
67 #define FSL_FEATURE_SOC_PINT_COUNT (1)
\r
68 /* @brief SECPINT availability on the SoC. */
\r
69 #define FSL_FEATURE_SOC_SECPINT_COUNT (1)
\r
70 /* @brief PMC availability on the SoC. */
\r
71 #define FSL_FEATURE_SOC_PMC_COUNT (1)
\r
72 /* @brief POWERQUAD availability on the SoC. */
\r
73 #define FSL_FEATURE_SOC_POWERQUAD_COUNT (1)
\r
74 /* @brief PUF availability on the SoC. */
\r
75 #define FSL_FEATURE_SOC_PUF_COUNT (1)
\r
76 /* @brief RNG1 availability on the SoC. */
\r
77 #define FSL_FEATURE_SOC_LPC_RNG1_COUNT (1)
\r
78 /* @brief RTC availability on the SoC. */
\r
79 #define FSL_FEATURE_SOC_RTC_COUNT (1)
\r
80 /* @brief SCT availability on the SoC. */
\r
81 #define FSL_FEATURE_SOC_SCT_COUNT (1)
\r
82 /* @brief SDIF availability on the SoC. */
\r
83 #define FSL_FEATURE_SOC_SDIF_COUNT (1)
\r
84 /* @brief SPI availability on the SoC. */
\r
85 #define FSL_FEATURE_SOC_SPI_COUNT (9)
\r
86 /* @brief SYSCON availability on the SoC. */
\r
87 #define FSL_FEATURE_SOC_SYSCON_COUNT (1)
\r
88 /* @brief SYSCTL1 availability on the SoC. */
\r
89 #define FSL_FEATURE_SOC_SYSCTL1_COUNT (1)
\r
90 /* @brief USART availability on the SoC. */
\r
91 #define FSL_FEATURE_SOC_USART_COUNT (8)
\r
92 /* @brief USB availability on the SoC. */
\r
93 #define FSL_FEATURE_SOC_USB_COUNT (1)
\r
94 /* @brief USBFSH availability on the SoC. */
\r
95 #define FSL_FEATURE_SOC_USBFSH_COUNT (1)
\r
96 /* @brief USBHSD availability on the SoC. */
\r
97 #define FSL_FEATURE_SOC_USBHSD_COUNT (1)
\r
98 /* @brief USBHSH availability on the SoC. */
\r
99 #define FSL_FEATURE_SOC_USBHSH_COUNT (1)
\r
100 /* @brief USBPHY availability on the SoC. */
\r
101 #define FSL_FEATURE_SOC_USBPHY_COUNT (1)
\r
102 /* @brief UTICK availability on the SoC. */
\r
103 #define FSL_FEATURE_SOC_UTICK_COUNT (1)
\r
104 /* @brief WWDT availability on the SoC. */
\r
105 #define FSL_FEATURE_SOC_WWDT_COUNT (1)
\r
107 /* LPADC module features */
\r
109 /* @brief FIFO availability on the SoC. */
\r
110 #define FSL_FEATURE_LPADC_FIFO_COUNT (2)
\r
111 /* @brief Has differential mode (bitfield CMDLn[DIFF]). */
\r
112 #define FSL_FEATURE_LPADC_HAS_CMDL_DIFF (0)
\r
113 /* @brief Has channel scale (bitfield CMDLn[CSCALE]). */
\r
114 #define FSL_FEATURE_LPADC_HAS_CMDL_CSCALE (0)
\r
115 /* @brief Has conversion type select (bitfield CMDLn[CTYPE]). */
\r
116 #define FSL_FEATURE_LPADC_HAS_CMDL_CTYPE (1)
\r
117 /* @brief Has conversion resolution select (bitfield CMDLn[MODE]). */
\r
118 #define FSL_FEATURE_LPADC_HAS_CMDL_MODE (1)
\r
119 /* @brief Has compare function enable (bitfield CMDHn[CMPEN]). */
\r
120 #define FSL_FEATURE_LPADC_HAS_CMDH_CMPEN (1)
\r
121 /* @brief Has Wait for trigger assertion before execution (bitfield CMDHn[WAIT_TRIG]). */
\r
122 #define FSL_FEATURE_LPADC_HAS_CMDH_WAIT_TRIG (1)
\r
123 /* @brief Has offset calibration (bitfield CTRL[CALOFS]). */
\r
124 #define FSL_FEATURE_LPADC_HAS_CTRL_CALOFS (1)
\r
125 /* @brief Has gain calibration (bitfield CTRL[CAL_REQ]). */
\r
126 #define FSL_FEATURE_LPADC_HAS_CTRL_CAL_REQ (1)
\r
127 /* @brief Has calibration average (bitfield CTRL[CAL_AVGS]). */
\r
128 #define FSL_FEATURE_LPADC_HAS_CTRL_CAL_AVGS (1)
\r
129 /* @brief Has internal clock (bitfield CFG[ADCKEN]). */
\r
130 #define FSL_FEATURE_LPADC_HAS_CFG_ADCKEN (0)
\r
131 /* @brief Enable support for low voltage reference on option 1 reference (bitfield CFG[VREF1RNG]). */
\r
132 #define FSL_FEATURE_LPADC_HAS_CFG_VREF1RNG (0)
\r
133 /* @brief Has calibration (bitfield CFG[CALOFS]). */
\r
134 #define FSL_FEATURE_LPADC_HAS_CFG_CALOFS (0)
\r
135 /* @brief Has offset trim (register OFSTRIM). */
\r
136 #define FSL_FEATURE_LPADC_HAS_OFSTRIM (1)
\r
138 /* CASPER module features */
\r
140 /* @brief Base address of the CASPER dedicated RAM */
\r
141 #define FSL_FEATURE_CASPER_RAM_BASE_ADDRESS (0x04000000)
\r
142 /* @brief Interleaving of the CASPER dedicated RAM */
\r
143 #define FSL_FEATURE_CASPER_RAM_IS_INTERLEAVED (1)
\r
145 /* DMA module features */
\r
147 /* @brief Number of channels */
\r
148 #define FSL_FEATURE_DMA_NUMBER_OF_CHANNELS (30)
\r
150 /* HASHCRYPT module features */
\r
152 /* @brief the address of alias offset */
\r
153 #define FSL_FEATURE_HASHCRYPT_ALIAS_OFFSET (0x00000000)
\r
155 /* I2S module features */
\r
157 /* @brief I2S support dual channel transfer. */
\r
158 #define FSL_FEATURE_I2S_SUPPORT_SECONDARY_CHANNEL (1)
\r
160 /* IOCON module features */
\r
162 /* @brief Func bit field width */
\r
163 #define FSL_FEATURE_IOCON_FUNC_FIELD_WIDTH (4)
\r
165 /* MAILBOX module features */
\r
167 /* @brief Mailbox side for current core */
\r
168 #define FSL_FEATURE_MAILBOX_SIDE_A (1)
\r
170 /* MRT module features */
\r
172 /* @brief number of channels. */
\r
173 #define FSL_FEATURE_MRT_NUMBER_OF_CHANNELS (4)
\r
175 /* PINT module features */
\r
177 /* @brief Number of connected outputs */
\r
178 #define FSL_FEATURE_PINT_NUMBER_OF_CONNECTED_OUTPUTS (10)
\r
180 /* POWERLIB module features */
\r
182 /* @brief Niobe4's Powerlib API is different with other LPC series devices. */
\r
183 #define FSL_FEATURE_POWERLIB_NIOBE4_EXTEND (1)
\r
185 /* POWERQUAD module features */
\r
187 /* @brief Sine and Cossine fix errata */
\r
188 #define FSL_FEATURE_POWERQUAD_SIN_COS_FIX_ERRATA (1)
\r
190 /* PUF module features */
\r
192 /* @brief Number of PUF key slots available on device. */
\r
193 #define FSL_FEATURE_PUF_HAS_KEYSLOTS (4)
\r
194 /* @brief the shift status value */
\r
195 #define FSL_FEATURE_PUF_HAS_SHIFT_STATUS (1)
\r
197 /* SCT module features */
\r
199 /* @brief Number of events */
\r
200 #define FSL_FEATURE_SCT_NUMBER_OF_EVENTS (16)
\r
201 /* @brief Number of states */
\r
202 #define FSL_FEATURE_SCT_NUMBER_OF_STATES (32)
\r
203 /* @brief Number of match capture */
\r
204 #define FSL_FEATURE_SCT_NUMBER_OF_MATCH_CAPTURE (16)
\r
205 /* @brief Number of outputs */
\r
206 #define FSL_FEATURE_SCT_NUMBER_OF_OUTPUTS (10)
\r
208 /* SDIF module features */
\r
210 /* @brief FIFO depth, every location is a WORD */
\r
211 #define FSL_FEATURE_SDIF_FIFO_DEPTH_64_32BITS (64)
\r
212 /* @brief Max DMA buffer size */
\r
213 #define FSL_FEATURE_SDIF_INTERNAL_DMA_MAX_BUFFER_SIZE (4096)
\r
214 /* @brief Max source clock in HZ */
\r
215 #define FSL_FEATURE_SDIF_MAX_SOURCE_CLOCK (52000000)
\r
216 /* @brief support 2 cards */
\r
217 #define FSL_FEATURE_SDIF_ONE_INSTANCE_SUPPORT_TWO_CARD (1)
\r
219 /* SECPINT module features */
\r
221 /* @brief Number of connected outputs */
\r
222 #define FSL_FEATURE_SECPINT_NUMBER_OF_CONNECTED_OUTPUTS (2)
\r
224 /* SYSCON module features */
\r
226 /* @brief Pointer to ROM IAP entry functions */
\r
227 #define FSL_FEATURE_SYSCON_IAP_ENTRY_LOCATION (0x03000205)
\r
228 /* @brief Flash page size in bytes */
\r
229 #define FSL_FEATURE_SYSCON_FLASH_PAGE_SIZE_BYTES (512)
\r
230 /* @brief Flash sector size in bytes */
\r
231 #define FSL_FEATURE_SYSCON_FLASH_SECTOR_SIZE_BYTES (32768)
\r
232 /* @brief Flash size in bytes */
\r
233 #define FSL_FEATURE_SYSCON_FLASH_SIZE_BYTES (622592)
\r
234 /* @brief Has Power Down mode */
\r
235 #define FSL_FEATURE_SYSCON_HAS_POWERDOWN_MODE (1)
\r
236 /* @brief CCM_ANALOG availability on the SoC. */
\r
237 #define FSL_FEATURE_SOC_CCM_ANALOG_COUNT (1)
\r
239 /* USB module features */
\r
241 /* @brief Size of the USB dedicated RAM */
\r
242 #define FSL_FEATURE_USB_USB_RAM (0x00004000)
\r
243 /* @brief Base address of the USB dedicated RAM */
\r
244 #define FSL_FEATURE_USB_USB_RAM_BASE_ADDRESS (0x40100000)
\r
245 /* @brief USB version */
\r
246 #define FSL_FEATURE_USB_VERSION (200)
\r
247 /* @brief Number of the endpoint in USB FS */
\r
248 #define FSL_FEATURE_USB_EP_NUM (5)
\r
250 /* USBFSH module features */
\r
252 /* @brief Size of the USB dedicated RAM */
\r
253 #define FSL_FEATURE_USBFSH_USB_RAM (0x00004000)
\r
254 /* @brief Base address of the USB dedicated RAM */
\r
255 #define FSL_FEATURE_USBFSH_USB_RAM_BASE_ADDRESS (0x40100000)
\r
256 /* @brief USBFSH version */
\r
257 #define FSL_FEATURE_USBFSH_VERSION (200)
\r
259 /* USBHSD module features */
\r
261 /* @brief Size of the USB dedicated RAM */
\r
262 #define FSL_FEATURE_USBHSD_USB_RAM (0x00004000)
\r
263 /* @brief Base address of the USB dedicated RAM */
\r
264 #define FSL_FEATURE_USBHSD_USB_RAM_BASE_ADDRESS (0x40100000)
\r
265 /* @brief USBHSD version */
\r
266 #define FSL_FEATURE_USBHSD_VERSION (300)
\r
267 /* @brief Number of the endpoint in USB HS */
\r
268 #define FSL_FEATURE_USBHSD_EP_NUM (6)
\r
270 /* USBHSH module features */
\r
272 /* @brief Size of the USB dedicated RAM */
\r
273 #define FSL_FEATURE_USBHSH_USB_RAM (0x00004000)
\r
274 /* @brief Base address of the USB dedicated RAM */
\r
275 #define FSL_FEATURE_USBHSH_USB_RAM_BASE_ADDRESS (0x40100000)
\r
276 /* @brief USBHSH version */
\r
277 #define FSL_FEATURE_USBHSH_VERSION (300)
\r
279 /* UTICK module features */
\r
281 /* @brief UTICK does not support PD configure. */
\r
282 #define FSL_FEATURE_UTICK_HAS_NO_PDCFG (1)
\r
284 /* WWDT module features */
\r
286 /* @brief WWDT does not support oscillator lock. */
\r
287 #define FSL_FEATURE_WWDT_HAS_NO_OSCILLATOR_LOCK (1)
\r
288 /* @brief WWDT does not support power down configure */
\r
289 #define FSL_FEATURE_WWDT_HAS_NO_PDCFG (1)
\r
291 #endif /* _LPC55S69_cm33_core0_FEATURES_H_ */
\r
projects / freertos / blob