1 ;/********************* COPYRIGHT(c) 2017 STMicroelectronics ********************
\r
2 ;* File Name : startup_stm32l475xx.s
\r
3 ;* Author : MCD Application Team
\r
4 ;* Description : STM32L475xx Ultra Low Power Devices vector
\r
5 ;* This module performs:
\r
6 ;* - Set the initial SP
\r
7 ;* - Set the initial PC == _iar_program_start,
\r
8 ;* - Set the vector table entries with the exceptions ISR
\r
10 ;* - Branches to main in the C library (which eventually
\r
12 ;* After Reset the Cortex-M4 processor is in Thread mode,
\r
13 ;* priority is Privileged, and the Stack is set to Main.
\r
14 ;********************************************************************************
\r
16 ;* Redistribution and use in source and binary forms, with or without modification,
\r
17 ;* are permitted provided that the following conditions are met:
\r
18 ;* 1. Redistributions of source code must retain the above copyright notice,
\r
19 ;* this list of conditions and the following disclaimer.
\r
20 ;* 2. Redistributions in binary form must reproduce the above copyright notice,
\r
21 ;* this list of conditions and the following disclaimer in the documentation
\r
22 ;* and/or other materials provided with the distribution.
\r
23 ;* 3. Neither the name of STMicroelectronics nor the names of its contributors
\r
24 ;* may be used to endorse or promote products derived from this software
\r
25 ;* without specific prior written permission.
\r
27 ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
\r
28 ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
\r
29 ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
\r
30 ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
\r
31 ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
\r
32 ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
\r
33 ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
\r
34 ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
\r
35 ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
\r
36 ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
\r
38 ;*******************************************************************************
\r
41 ; The modules in this file are included in the libraries, and may be replaced
\r
42 ; by any user-defined modules that define the PUBLIC symbol _program_start or
\r
43 ; a user defined start symbol.
\r
44 ; To override the cstartup defined in the library, simply add your modified
\r
45 ; version to the workbench project.
\r
47 ; The vector table is normally located at address 0.
\r
48 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
\r
49 ; The name "__vector_table" has special meaning for C-SPY:
\r
50 ; it is where the SP start value is found, and the NVIC vector
\r
51 ; table register (VTOR) is initialized to this address if != 0.
\r
58 ;; Forward declaration of sections.
\r
59 SECTION CSTACK:DATA:NOROOT(3)
\r
61 SECTION .intvec:CODE:NOROOT(2)
\r
63 EXTERN __iar_program_start
\r
65 PUBLIC __vector_table
\r
70 DCD Reset_Handler ; Reset Handler
\r
72 DCD NMI_Handler ; NMI Handler
\r
73 DCD HardFault_Handler ; Hard Fault Handler
\r
74 DCD MemManage_Handler ; MPU Fault Handler
\r
75 DCD BusFault_Handler ; Bus Fault Handler
\r
76 DCD UsageFault_Handler ; Usage Fault Handler
\r
81 DCD SVC_Handler ; SVCall Handler
\r
82 DCD DebugMon_Handler ; Debug Monitor Handler
\r
84 DCD PendSV_Handler ; PendSV Handler
\r
85 DCD SysTick_Handler ; SysTick Handler
\r
87 ; External Interrupts
\r
88 DCD WWDG_IRQHandler ; Window WatchDog
\r
89 DCD PVD_PVM_IRQHandler ; PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection
\r
90 DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
\r
91 DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
\r
92 DCD FLASH_IRQHandler ; FLASH
\r
93 DCD RCC_IRQHandler ; RCC
\r
94 DCD EXTI0_IRQHandler ; EXTI Line0
\r
95 DCD EXTI1_IRQHandler ; EXTI Line1
\r
96 DCD EXTI2_IRQHandler ; EXTI Line2
\r
97 DCD EXTI3_IRQHandler ; EXTI Line3
\r
98 DCD EXTI4_IRQHandler ; EXTI Line4
\r
99 DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
\r
100 DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
\r
101 DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
\r
102 DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
\r
103 DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
\r
104 DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
\r
105 DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
\r
106 DCD ADC1_2_IRQHandler ; ADC1, ADC2
\r
107 DCD CAN1_TX_IRQHandler ; CAN1 TX
\r
108 DCD CAN1_RX0_IRQHandler ; CAN1 RX0
\r
109 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
\r
110 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
\r
111 DCD EXTI9_5_IRQHandler ; External Line[9:5]s
\r
112 DCD TIM1_BRK_TIM15_IRQHandler ; TIM1 Break and TIM15
\r
113 DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16
\r
114 DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Commutation and TIM17
\r
115 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
\r
116 DCD TIM2_IRQHandler ; TIM2
\r
117 DCD TIM3_IRQHandler ; TIM3
\r
118 DCD TIM4_IRQHandler ; TIM4
\r
119 DCD I2C1_EV_IRQHandler ; I2C1 Event
\r
120 DCD I2C1_ER_IRQHandler ; I2C1 Error
\r
121 DCD I2C2_EV_IRQHandler ; I2C2 Event
\r
122 DCD I2C2_ER_IRQHandler ; I2C2 Error
\r
123 DCD SPI1_IRQHandler ; SPI1
\r
124 DCD SPI2_IRQHandler ; SPI2
\r
125 DCD USART1_IRQHandler ; USART1
\r
126 DCD USART2_IRQHandler ; USART2
\r
127 DCD USART3_IRQHandler ; USART3
\r
128 DCD EXTI15_10_IRQHandler ; External Line[15:10]
\r
129 DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
\r
130 DCD DFSDM1_FLT3_IRQHandler ; DFSDM1 Filter 3 global Interrupt
\r
131 DCD TIM8_BRK_IRQHandler ; TIM8 Break Interrupt
\r
132 DCD TIM8_UP_IRQHandler ; TIM8 Update Interrupt
\r
133 DCD TIM8_TRG_COM_IRQHandler ; TIM8 Trigger and Commutation Interrupt
\r
134 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare Interrupt
\r
135 DCD ADC3_IRQHandler ; ADC3 global Interrupt
\r
136 DCD FMC_IRQHandler ; FMC
\r
137 DCD SDMMC1_IRQHandler ; SDMMC1
\r
138 DCD TIM5_IRQHandler ; TIM5
\r
139 DCD SPI3_IRQHandler ; SPI3
\r
140 DCD UART4_IRQHandler ; UART4
\r
141 DCD UART5_IRQHandler ; UART5
\r
142 DCD TIM6_DAC_IRQHandler ; TIM6 and DAC1&2 underrun errors
\r
143 DCD TIM7_IRQHandler ; TIM7
\r
144 DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1
\r
145 DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2
\r
146 DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3
\r
147 DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4
\r
148 DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5
\r
149 DCD DFSDM1_FLT0_IRQHandler ; DFSDM1 Filter 0 global Interrupt
\r
150 DCD DFSDM1_FLT1_IRQHandler ; DFSDM1 Filter 1 global Interrupt
\r
151 DCD DFSDM1_FLT2_IRQHandler ; DFSDM1 Filter 2 global Interrupt
\r
152 DCD COMP_IRQHandler ; COMP Interrupt
\r
153 DCD LPTIM1_IRQHandler ; LP TIM1 interrupt
\r
154 DCD LPTIM2_IRQHandler ; LP TIM2 interrupt
\r
155 DCD OTG_FS_IRQHandler ; USB OTG FS
\r
156 DCD DMA2_Channel6_IRQHandler ; DMA2 Channel 6
\r
157 DCD DMA2_Channel7_IRQHandler ; DMA2 Channel 7
\r
158 DCD LPUART1_IRQHandler ; LP UART 1 interrupt
\r
159 DCD QUADSPI_IRQHandler ; Quad SPI global interrupt
\r
160 DCD I2C3_EV_IRQHandler ; I2C3 event
\r
161 DCD I2C3_ER_IRQHandler ; I2C3 error
\r
162 DCD SAI1_IRQHandler ; Serial Audio Interface 1 global interrupt
\r
163 DCD SAI2_IRQHandler ; Serial Audio Interface 2 global interrupt
\r
164 DCD SWPMI1_IRQHandler ; Serial Wire Interface global interrupt
\r
165 DCD TSC_IRQHandler ; Touch Sense Controller global interrupt
\r
168 DCD RNG_IRQHandler ; RNG global interrupt
\r
169 DCD FPU_IRQHandler ; FPU
\r
171 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
\r
173 ;; Default interrupt handlers.
\r
176 PUBWEAK Reset_Handler
\r
177 SECTION .text:CODE:NOROOT:REORDER(2)
\r
179 LDR R0, =SystemInit
\r
181 LDR R0, =__iar_program_start
\r
184 PUBWEAK NMI_Handler
\r
185 SECTION .text:CODE:NOROOT:REORDER(1)
\r
189 PUBWEAK HardFault_Handler
\r
190 SECTION .text:CODE:NOROOT:REORDER(1)
\r
192 B HardFault_Handler
\r
194 PUBWEAK MemManage_Handler
\r
195 SECTION .text:CODE:NOROOT:REORDER(1)
\r
197 B MemManage_Handler
\r
199 PUBWEAK BusFault_Handler
\r
200 SECTION .text:CODE:NOROOT:REORDER(1)
\r
204 PUBWEAK UsageFault_Handler
\r
205 SECTION .text:CODE:NOROOT:REORDER(1)
\r
207 B UsageFault_Handler
\r
209 PUBWEAK SVC_Handler
\r
210 SECTION .text:CODE:NOROOT:REORDER(1)
\r
214 PUBWEAK DebugMon_Handler
\r
215 SECTION .text:CODE:NOROOT:REORDER(1)
\r
219 PUBWEAK PendSV_Handler
\r
220 SECTION .text:CODE:NOROOT:REORDER(1)
\r
224 PUBWEAK SysTick_Handler
\r
225 SECTION .text:CODE:NOROOT:REORDER(1)
\r
229 PUBWEAK WWDG_IRQHandler
\r
230 SECTION .text:CODE:NOROOT:REORDER(1)
\r
234 PUBWEAK PVD_PVM_IRQHandler
\r
235 SECTION .text:CODE:NOROOT:REORDER(1)
\r
237 B PVD_PVM_IRQHandler
\r
239 PUBWEAK TAMP_STAMP_IRQHandler
\r
240 SECTION .text:CODE:NOROOT:REORDER(1)
\r
241 TAMP_STAMP_IRQHandler
\r
242 B TAMP_STAMP_IRQHandler
\r
244 PUBWEAK RTC_WKUP_IRQHandler
\r
245 SECTION .text:CODE:NOROOT:REORDER(1)
\r
246 RTC_WKUP_IRQHandler
\r
247 B RTC_WKUP_IRQHandler
\r
249 PUBWEAK FLASH_IRQHandler
\r
250 SECTION .text:CODE:NOROOT:REORDER(1)
\r
254 PUBWEAK RCC_IRQHandler
\r
255 SECTION .text:CODE:NOROOT:REORDER(1)
\r
259 PUBWEAK EXTI0_IRQHandler
\r
260 SECTION .text:CODE:NOROOT:REORDER(1)
\r
264 PUBWEAK EXTI1_IRQHandler
\r
265 SECTION .text:CODE:NOROOT:REORDER(1)
\r
269 PUBWEAK EXTI2_IRQHandler
\r
270 SECTION .text:CODE:NOROOT:REORDER(1)
\r
274 PUBWEAK EXTI3_IRQHandler
\r
275 SECTION .text:CODE:NOROOT:REORDER(1)
\r
279 PUBWEAK EXTI4_IRQHandler
\r
280 SECTION .text:CODE:NOROOT:REORDER(1)
\r
284 PUBWEAK DMA1_Channel1_IRQHandler
\r
285 SECTION .text:CODE:NOROOT:REORDER(1)
\r
286 DMA1_Channel1_IRQHandler
\r
287 B DMA1_Channel1_IRQHandler
\r
289 PUBWEAK DMA1_Channel2_IRQHandler
\r
290 SECTION .text:CODE:NOROOT:REORDER(1)
\r
291 DMA1_Channel2_IRQHandler
\r
292 B DMA1_Channel2_IRQHandler
\r
294 PUBWEAK DMA1_Channel3_IRQHandler
\r
295 SECTION .text:CODE:NOROOT:REORDER(1)
\r
296 DMA1_Channel3_IRQHandler
\r
297 B DMA1_Channel3_IRQHandler
\r
299 PUBWEAK DMA1_Channel4_IRQHandler
\r
300 SECTION .text:CODE:NOROOT:REORDER(1)
\r
301 DMA1_Channel4_IRQHandler
\r
302 B DMA1_Channel4_IRQHandler
\r
304 PUBWEAK DMA1_Channel5_IRQHandler
\r
305 SECTION .text:CODE:NOROOT:REORDER(1)
\r
306 DMA1_Channel5_IRQHandler
\r
307 B DMA1_Channel5_IRQHandler
\r
309 PUBWEAK DMA1_Channel6_IRQHandler
\r
310 SECTION .text:CODE:NOROOT:REORDER(1)
\r
311 DMA1_Channel6_IRQHandler
\r
312 B DMA1_Channel6_IRQHandler
\r
314 PUBWEAK DMA1_Channel7_IRQHandler
\r
315 SECTION .text:CODE:NOROOT:REORDER(1)
\r
316 DMA1_Channel7_IRQHandler
\r
317 B DMA1_Channel7_IRQHandler
\r
319 PUBWEAK ADC1_2_IRQHandler
\r
320 SECTION .text:CODE:NOROOT:REORDER(1)
\r
322 B ADC1_2_IRQHandler
\r
324 PUBWEAK CAN1_TX_IRQHandler
\r
325 SECTION .text:CODE:NOROOT:REORDER(1)
\r
327 B CAN1_TX_IRQHandler
\r
329 PUBWEAK CAN1_RX0_IRQHandler
\r
330 SECTION .text:CODE:NOROOT:REORDER(1)
\r
331 CAN1_RX0_IRQHandler
\r
332 B CAN1_RX0_IRQHandler
\r
334 PUBWEAK CAN1_RX1_IRQHandler
\r
335 SECTION .text:CODE:NOROOT:REORDER(1)
\r
336 CAN1_RX1_IRQHandler
\r
337 B CAN1_RX1_IRQHandler
\r
339 PUBWEAK CAN1_SCE_IRQHandler
\r
340 SECTION .text:CODE:NOROOT:REORDER(1)
\r
341 CAN1_SCE_IRQHandler
\r
342 B CAN1_SCE_IRQHandler
\r
344 PUBWEAK EXTI9_5_IRQHandler
\r
345 SECTION .text:CODE:NOROOT:REORDER(1)
\r
347 B EXTI9_5_IRQHandler
\r
349 PUBWEAK TIM1_BRK_TIM15_IRQHandler
\r
350 SECTION .text:CODE:NOROOT:REORDER(1)
\r
351 TIM1_BRK_TIM15_IRQHandler
\r
352 B TIM1_BRK_TIM15_IRQHandler
\r
354 PUBWEAK TIM1_UP_TIM16_IRQHandler
\r
355 SECTION .text:CODE:NOROOT:REORDER(1)
\r
356 TIM1_UP_TIM16_IRQHandler
\r
357 B TIM1_UP_TIM16_IRQHandler
\r
359 PUBWEAK TIM1_TRG_COM_TIM17_IRQHandler
\r
360 SECTION .text:CODE:NOROOT:REORDER(1)
\r
361 TIM1_TRG_COM_TIM17_IRQHandler
\r
362 B TIM1_TRG_COM_TIM17_IRQHandler
\r
364 PUBWEAK TIM1_CC_IRQHandler
\r
365 SECTION .text:CODE:NOROOT:REORDER(1)
\r
367 B TIM1_CC_IRQHandler
\r
369 PUBWEAK TIM2_IRQHandler
\r
370 SECTION .text:CODE:NOROOT:REORDER(1)
\r
374 PUBWEAK TIM3_IRQHandler
\r
375 SECTION .text:CODE:NOROOT:REORDER(1)
\r
379 PUBWEAK TIM4_IRQHandler
\r
380 SECTION .text:CODE:NOROOT:REORDER(1)
\r
384 PUBWEAK I2C1_EV_IRQHandler
\r
385 SECTION .text:CODE:NOROOT:REORDER(1)
\r
387 B I2C1_EV_IRQHandler
\r
389 PUBWEAK I2C1_ER_IRQHandler
\r
390 SECTION .text:CODE:NOROOT:REORDER(1)
\r
392 B I2C1_ER_IRQHandler
\r
394 PUBWEAK I2C2_EV_IRQHandler
\r
395 SECTION .text:CODE:NOROOT:REORDER(1)
\r
397 B I2C2_EV_IRQHandler
\r
399 PUBWEAK I2C2_ER_IRQHandler
\r
400 SECTION .text:CODE:NOROOT:REORDER(1)
\r
402 B I2C2_ER_IRQHandler
\r
404 PUBWEAK SPI1_IRQHandler
\r
405 SECTION .text:CODE:NOROOT:REORDER(1)
\r
409 PUBWEAK SPI2_IRQHandler
\r
410 SECTION .text:CODE:NOROOT:REORDER(1)
\r
414 PUBWEAK USART1_IRQHandler
\r
415 SECTION .text:CODE:NOROOT:REORDER(1)
\r
417 B USART1_IRQHandler
\r
419 PUBWEAK USART2_IRQHandler
\r
420 SECTION .text:CODE:NOROOT:REORDER(1)
\r
422 B USART2_IRQHandler
\r
424 PUBWEAK USART3_IRQHandler
\r
425 SECTION .text:CODE:NOROOT:REORDER(1)
\r
427 B USART3_IRQHandler
\r
429 PUBWEAK EXTI15_10_IRQHandler
\r
430 SECTION .text:CODE:NOROOT:REORDER(1)
\r
431 EXTI15_10_IRQHandler
\r
432 B EXTI15_10_IRQHandler
\r
434 PUBWEAK RTC_Alarm_IRQHandler
\r
435 SECTION .text:CODE:NOROOT:REORDER(1)
\r
436 RTC_Alarm_IRQHandler
\r
437 B RTC_Alarm_IRQHandler
\r
439 PUBWEAK DFSDM1_FLT3_IRQHandler
\r
440 SECTION .text:CODE:NOROOT:REORDER(1)
\r
441 DFSDM1_FLT3_IRQHandler
\r
442 B DFSDM1_FLT3_IRQHandler
\r
444 PUBWEAK TIM8_BRK_IRQHandler
\r
445 SECTION .text:CODE:NOROOT:REORDER(1)
\r
446 TIM8_BRK_IRQHandler
\r
447 B TIM8_BRK_IRQHandler
\r
449 PUBWEAK TIM8_UP_IRQHandler
\r
450 SECTION .text:CODE:NOROOT:REORDER(1)
\r
452 B TIM8_UP_IRQHandler
\r
454 PUBWEAK TIM8_TRG_COM_IRQHandler
\r
455 SECTION .text:CODE:NOROOT:REORDER(1)
\r
456 TIM8_TRG_COM_IRQHandler
\r
457 B TIM8_TRG_COM_IRQHandler
\r
459 PUBWEAK TIM8_CC_IRQHandler
\r
460 SECTION .text:CODE:NOROOT:REORDER(1)
\r
462 B TIM8_CC_IRQHandler
\r
464 PUBWEAK ADC3_IRQHandler
\r
465 SECTION .text:CODE:NOROOT:REORDER(1)
\r
469 PUBWEAK FMC_IRQHandler
\r
470 SECTION .text:CODE:NOROOT:REORDER(1)
\r
474 PUBWEAK SDMMC1_IRQHandler
\r
475 SECTION .text:CODE:NOROOT:REORDER(1)
\r
477 B SDMMC1_IRQHandler
\r
479 PUBWEAK TIM5_IRQHandler
\r
480 SECTION .text:CODE:NOROOT:REORDER(1)
\r
484 PUBWEAK SPI3_IRQHandler
\r
485 SECTION .text:CODE:NOROOT:REORDER(1)
\r
489 PUBWEAK UART4_IRQHandler
\r
490 SECTION .text:CODE:NOROOT:REORDER(1)
\r
494 PUBWEAK UART5_IRQHandler
\r
495 SECTION .text:CODE:NOROOT:REORDER(1)
\r
499 PUBWEAK TIM6_DAC_IRQHandler
\r
500 SECTION .text:CODE:NOROOT:REORDER(1)
\r
501 TIM6_DAC_IRQHandler
\r
502 B TIM6_DAC_IRQHandler
\r
504 PUBWEAK TIM7_IRQHandler
\r
505 SECTION .text:CODE:NOROOT:REORDER(1)
\r
509 PUBWEAK DMA2_Channel1_IRQHandler
\r
510 SECTION .text:CODE:NOROOT:REORDER(1)
\r
511 DMA2_Channel1_IRQHandler
\r
512 B DMA2_Channel1_IRQHandler
\r
514 PUBWEAK DMA2_Channel2_IRQHandler
\r
515 SECTION .text:CODE:NOROOT:REORDER(1)
\r
516 DMA2_Channel2_IRQHandler
\r
517 B DMA2_Channel2_IRQHandler
\r
519 PUBWEAK DMA2_Channel3_IRQHandler
\r
520 SECTION .text:CODE:NOROOT:REORDER(1)
\r
521 DMA2_Channel3_IRQHandler
\r
522 B DMA2_Channel3_IRQHandler
\r
524 PUBWEAK DMA2_Channel4_IRQHandler
\r
525 SECTION .text:CODE:NOROOT:REORDER(1)
\r
526 DMA2_Channel4_IRQHandler
\r
527 B DMA2_Channel4_IRQHandler
\r
529 PUBWEAK DMA2_Channel5_IRQHandler
\r
530 SECTION .text:CODE:NOROOT:REORDER(1)
\r
531 DMA2_Channel5_IRQHandler
\r
532 B DMA2_Channel5_IRQHandler
\r
534 PUBWEAK DFSDM1_FLT0_IRQHandler
\r
535 SECTION .text:CODE:NOROOT:REORDER(1)
\r
536 DFSDM1_FLT0_IRQHandler
\r
537 B DFSDM1_FLT0_IRQHandler
\r
539 PUBWEAK DFSDM1_FLT1_IRQHandler
\r
540 SECTION .text:CODE:NOROOT:REORDER(1)
\r
541 DFSDM1_FLT1_IRQHandler
\r
542 B DFSDM1_FLT1_IRQHandler
\r
544 PUBWEAK DFSDM1_FLT2_IRQHandler
\r
545 SECTION .text:CODE:NOROOT:REORDER(1)
\r
546 DFSDM1_FLT2_IRQHandler
\r
547 B DFSDM1_FLT2_IRQHandler
\r
549 PUBWEAK COMP_IRQHandler
\r
550 SECTION .text:CODE:NOROOT:REORDER(1)
\r
554 PUBWEAK LPTIM1_IRQHandler
\r
555 SECTION .text:CODE:NOROOT:REORDER(1)
\r
557 B LPTIM1_IRQHandler
\r
559 PUBWEAK LPTIM2_IRQHandler
\r
560 SECTION .text:CODE:NOROOT:REORDER(1)
\r
562 B LPTIM2_IRQHandler
\r
564 PUBWEAK OTG_FS_IRQHandler
\r
565 SECTION .text:CODE:NOROOT:REORDER(1)
\r
567 B OTG_FS_IRQHandler
\r
569 PUBWEAK DMA2_Channel6_IRQHandler
\r
570 SECTION .text:CODE:NOROOT:REORDER(1)
\r
571 DMA2_Channel6_IRQHandler
\r
572 B DMA2_Channel6_IRQHandler
\r
574 PUBWEAK DMA2_Channel7_IRQHandler
\r
575 SECTION .text:CODE:NOROOT:REORDER(1)
\r
576 DMA2_Channel7_IRQHandler
\r
577 B DMA2_Channel7_IRQHandler
\r
579 PUBWEAK LPUART1_IRQHandler
\r
580 SECTION .text:CODE:NOROOT:REORDER(1)
\r
582 B LPUART1_IRQHandler
\r
584 PUBWEAK QUADSPI_IRQHandler
\r
585 SECTION .text:CODE:NOROOT:REORDER(1)
\r
587 B QUADSPI_IRQHandler
\r
589 PUBWEAK I2C3_EV_IRQHandler
\r
590 SECTION .text:CODE:NOROOT:REORDER(1)
\r
592 B I2C3_EV_IRQHandler
\r
594 PUBWEAK I2C3_ER_IRQHandler
\r
595 SECTION .text:CODE:NOROOT:REORDER(1)
\r
597 B I2C3_ER_IRQHandler
\r
599 PUBWEAK SAI1_IRQHandler
\r
600 SECTION .text:CODE:NOROOT:REORDER(1)
\r
604 PUBWEAK SAI2_IRQHandler
\r
605 SECTION .text:CODE:NOROOT:REORDER(1)
\r
609 PUBWEAK SWPMI1_IRQHandler
\r
610 SECTION .text:CODE:NOROOT:REORDER(1)
\r
612 B SWPMI1_IRQHandler
\r
614 PUBWEAK TSC_IRQHandler
\r
615 SECTION .text:CODE:NOROOT:REORDER(1)
\r
619 PUBWEAK RNG_IRQHandler
\r
620 SECTION .text:CODE:NOROOT:REORDER(1)
\r
624 PUBWEAK FPU_IRQHandler
\r
625 SECTION .text:CODE:NOROOT:REORDER(1)
\r
630 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
\r