2 FreeRTOS V8.2.0rc1 - Copyright (C) 2014 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 This file is part of the FreeRTOS distribution.
\r
9 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
10 the terms of the GNU General Public License (version 2) as published by the
\r
11 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
13 >>! NOTE: The modification to the GPL is included to allow you to !<<
\r
14 >>! distribute a combined work that includes FreeRTOS without being !<<
\r
15 >>! obliged to provide the source code for proprietary components !<<
\r
16 >>! outside of the FreeRTOS kernel. !<<
\r
18 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
19 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
20 FOR A PARTICULAR PURPOSE. Full license text is available on the following
\r
21 link: http://www.freertos.org/a00114.html
\r
25 ***************************************************************************
\r
27 * Having a problem? Start by reading the FAQ "My application does *
\r
28 * not run, what could be wrong?". Have you defined configASSERT()? *
\r
30 * http://www.FreeRTOS.org/FAQHelp.html *
\r
32 ***************************************************************************
\r
34 ***************************************************************************
\r
36 * FreeRTOS provides completely free yet professionally developed, *
\r
37 * robust, strictly quality controlled, supported, and cross *
\r
38 * platform software that is more than just the market leader, it *
\r
39 * is the industry's de facto standard. *
\r
41 * Help yourself get started quickly while simultaneously helping *
\r
42 * to support the FreeRTOS project by purchasing a FreeRTOS *
\r
43 * tutorial book, reference manual, or both: *
\r
44 * http://www.FreeRTOS.org/Documentation *
\r
46 ***************************************************************************
\r
48 ***************************************************************************
\r
50 * Investing in training allows your team to be as productive as *
\r
51 * possible as early as possible, lowering your overall development *
\r
52 * cost, and enabling you to bring a more robust product to market *
\r
53 * earlier than would otherwise be possible. Richard Barry is both *
\r
54 * the architect and key author of FreeRTOS, and so also the world's *
\r
55 * leading authority on what is the world's most popular real time *
\r
56 * kernel for deeply embedded MCU designs. Obtaining your training *
\r
57 * from Richard ensures your team will gain directly from his in-depth *
\r
58 * product knowledge and years of usage experience. Contact Real Time *
\r
59 * Engineers Ltd to enquire about the FreeRTOS Masterclass, presented *
\r
60 * by Richard Barry: http://www.FreeRTOS.org/contact
\r
62 ***************************************************************************
\r
64 ***************************************************************************
\r
66 * You are receiving this top quality software for free. Please play *
\r
67 * fair and reciprocate by reporting any suspected issues and *
\r
68 * participating in the community forum: *
\r
69 * http://www.FreeRTOS.org/support *
\r
73 ***************************************************************************
\r
75 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
76 license and Real Time Engineers Ltd. contact details.
\r
78 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
79 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
80 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
82 http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.
\r
83 Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.
\r
85 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
86 Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
87 licenses offer ticketed support, indemnification and commercial middleware.
\r
89 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
90 engineered and independently SIL3 certified version for use in safety and
\r
91 mission critical applications that require provable dependability.
\r
97 /* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.
\r
99 NOTE: This driver is primarily to test the scheduler functionality. It does
\r
100 not effectively use the buffers or DMA and is therefore not intended to be
\r
101 an example of an efficient driver. */
\r
103 /* Standard include file. */
\r
104 #include <stdlib.h>
\r
106 /* Scheduler include files. */
\r
107 #include "FreeRTOS.h"
\r
111 /* Demo app include files. */
\r
112 #include "serial.h"
\r
114 /* Hardware definitions. */
\r
115 #define serNO_PARITY ( ( unsigned char ) 0x02 << 3 )
\r
116 #define ser8DATA_BITS ( ( unsigned char ) 0x03 )
\r
117 #define ser1STOP_BIT ( ( unsigned char ) 0x07 )
\r
118 #define serSYSTEM_CLOCK ( ( unsigned char ) 0xdd )
\r
119 #define serTX_ENABLE ( ( unsigned char ) 0x04 )
\r
120 #define serRX_ENABLE ( ( unsigned char ) 0x01 )
\r
121 #define serTX_INT ( ( unsigned char ) 0x01 )
\r
122 #define serRX_INT ( ( unsigned char ) 0x02 )
\r
125 /* The queues used to communicate between tasks and ISR's. */
\r
126 static QueueHandle_t xRxedChars;
\r
127 static QueueHandle_t xCharsForTx;
\r
129 /* Flag used to indicate the tx status. */
\r
130 static portBASE_TYPE xTxHasEnded = pdTRUE;
\r
132 /*-----------------------------------------------------------*/
\r
134 xComPortHandle xSerialPortInitMinimal( unsigned long ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
136 const unsigned long ulBaudRateDivisor = ( configCPU_CLOCK_HZ / ( 32UL * ulWantedBaud ) );
\r
138 /* Create the queues used by the com test task. */
\r
139 xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
\r
140 xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
\r
142 xTxHasEnded = pdTRUE;
\r
144 /* Set the pins to UART mode. */
\r
145 MCF_GPIO_PUAPAR |= MCF_GPIO_PUAPAR_UTXD0_UTXD0;
\r
146 MCF_GPIO_PUAPAR |= MCF_GPIO_PUAPAR_URXD0_URXD0;
\r
148 /* Reset the peripheral. */
\r
149 MCF_UART0_UCR = MCF_UART_UCR_RESET_RX;
\r
150 MCF_UART0_UCR = MCF_UART_UCR_RESET_TX;
\r
151 MCF_UART0_UCR = MCF_UART_UCR_RESET_ERROR;
\r
152 MCF_UART0_UCR = MCF_UART_UCR_RESET_BKCHGINT;
\r
153 MCF_UART0_UCR = MCF_UART_UCR_RESET_MR | MCF_UART_UCR_RX_DISABLED | MCF_UART_UCR_TX_DISABLED;
\r
155 /* Configure the UART. */
\r
156 MCF_UART0_UMR1 = serNO_PARITY | ser8DATA_BITS;
\r
157 MCF_UART0_UMR2 = ser1STOP_BIT;
\r
158 MCF_UART0_UCSR = serSYSTEM_CLOCK;
\r
160 MCF_UART0_UBG1 = ( unsigned char ) ( ( ulBaudRateDivisor >> 8UL ) & 0xffUL );
\r
161 MCF_UART0_UBG2 = ( unsigned char ) ( ulBaudRateDivisor & 0xffUL );
\r
164 MCF_UART0_UCR = serTX_ENABLE | serRX_ENABLE;
\r
166 /* Configure the interrupt controller. Run the UARTs above the kernel
\r
167 interrupt priority for demo purposes. */
\r
168 MCF_INTC0_ICR13 = ( ( configMAX_SYSCALL_INTERRUPT_PRIORITY - 1 ) << 3 );
\r
169 MCF_INTC0_IMRL &= ~( MCF_INTC_IMRL_INT_MASK13 | 0x01 );
\r
171 /* The Tx interrupt is not enabled until there is data to send. */
\r
172 MCF_UART0_UIMR = serRX_INT;
\r
174 /* Only a single port is implemented so we don't need to return anything. */
\r
177 /*-----------------------------------------------------------*/
\r
179 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed char *pcRxedChar, TickType_t xBlockTime )
\r
181 /* Only one port is supported. */
\r
184 /* Get the next character from the buffer. Return false if no characters
\r
185 are available or arrive before xBlockTime expires. */
\r
186 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
195 /*-----------------------------------------------------------*/
\r
197 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed char cOutChar, TickType_t xBlockTime )
\r
199 /* Only one port is supported. */
\r
202 /* Return false if after the block time there is no room on the Tx queue. */
\r
203 if( xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) != pdPASS )
\r
208 /* A critical section should not be required as xTxHasEnded will not be
\r
209 written to by the ISR if it is already 0 (is this correct?). */
\r
210 if( xTxHasEnded != pdFALSE )
\r
212 xTxHasEnded = pdFALSE;
\r
213 MCF_UART0_UIMR = serRX_INT | serTX_INT;
\r
218 /*-----------------------------------------------------------*/
\r
220 void vSerialClose( xComPortHandle xPort )
\r
224 /*-----------------------------------------------------------*/
\r
226 __declspec(interrupt:0) void vUART0InterruptHandler( void )
\r
228 unsigned char ucChar;
\r
229 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE, xDoneSomething = pdTRUE;
\r
231 while( xDoneSomething != pdFALSE )
\r
233 xDoneSomething = pdFALSE;
\r
235 /* Does the tx buffer contain space? */
\r
236 if( ( MCF_UART0_USR & MCF_UART_USR_TXRDY ) != 0x00 )
\r
238 /* Are there any characters queued to be sent? */
\r
239 if( xQueueReceiveFromISR( xCharsForTx, &ucChar, &xHigherPriorityTaskWoken ) == pdTRUE )
\r
241 /* Send the next char. */
\r
242 MCF_UART0_UTB = ucChar;
\r
243 xDoneSomething = pdTRUE;
\r
247 /* Turn off the Tx interrupt until such time as another character
\r
248 is being transmitted. */
\r
249 MCF_UART0_UIMR = serRX_INT;
\r
250 xTxHasEnded = pdTRUE;
\r
254 if( MCF_UART0_USR & MCF_UART_USR_RXRDY )
\r
256 ucChar = MCF_UART0_URB;
\r
257 xQueueSendFromISR( xRxedChars, &ucChar, &xHigherPriorityTaskWoken );
\r
258 xDoneSomething = pdTRUE;
\r
262 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
\r