]> git.sur5r.net Git - freertos/blob - FreeRTOS/Demo/ColdFire_MCF5282_Eclipse/RTOSDemo/main.c
d096ea6163d6a1931cb4981266f58a8a7a4ead35
[freertos] / FreeRTOS / Demo / ColdFire_MCF5282_Eclipse / RTOSDemo / main.c
1 /*\r
2     FreeRTOS V8.2.0rc1 - Copyright (C) 2014 Real Time Engineers Ltd.\r
3     All rights reserved\r
4 \r
5     VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.\r
6 \r
7     This file is part of the FreeRTOS distribution.\r
8 \r
9     FreeRTOS is free software; you can redistribute it and/or modify it under\r
10     the terms of the GNU General Public License (version 2) as published by the\r
11     Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.\r
12 \r
13     >>!   NOTE: The modification to the GPL is included to allow you to     !<<\r
14     >>!   distribute a combined work that includes FreeRTOS without being   !<<\r
15     >>!   obliged to provide the source code for proprietary components     !<<\r
16     >>!   outside of the FreeRTOS kernel.                                   !<<\r
17 \r
18     FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY\r
19     WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS\r
20     FOR A PARTICULAR PURPOSE.  Full license text is available on the following\r
21     link: http://www.freertos.org/a00114.html\r
22 \r
23     1 tab == 4 spaces!\r
24 \r
25     ***************************************************************************\r
26      *                                                                       *\r
27      *    Having a problem?  Start by reading the FAQ "My application does   *\r
28      *    not run, what could be wrong?".  Have you defined configASSERT()?  *\r
29      *                                                                       *\r
30      *    http://www.FreeRTOS.org/FAQHelp.html                               *\r
31      *                                                                       *\r
32     ***************************************************************************\r
33 \r
34     ***************************************************************************\r
35      *                                                                       *\r
36      *    FreeRTOS provides completely free yet professionally developed,    *\r
37      *    robust, strictly quality controlled, supported, and cross          *\r
38      *    platform software that is more than just the market leader, it     *\r
39      *    is the industry's de facto standard.                               *\r
40      *                                                                       *\r
41      *    Help yourself get started quickly while simultaneously helping     *\r
42      *    to support the FreeRTOS project by purchasing a FreeRTOS           *\r
43      *    tutorial book, reference manual, or both:                          *\r
44      *    http://www.FreeRTOS.org/Documentation                              *\r
45      *                                                                       *\r
46     ***************************************************************************\r
47 \r
48     ***************************************************************************\r
49      *                                                                       *\r
50      *   Investing in training allows your team to be as productive as       *\r
51      *   possible as early as possible, lowering your overall development    *\r
52      *   cost, and enabling you to bring a more robust product to market     *\r
53      *   earlier than would otherwise be possible.  Richard Barry is both    *\r
54      *   the architect and key author of FreeRTOS, and so also the world's   *\r
55      *   leading authority on what is the world's most popular real time     *\r
56      *   kernel for deeply embedded MCU designs.  Obtaining your training    *\r
57      *   from Richard ensures your team will gain directly from his in-depth *\r
58      *   product knowledge and years of usage experience.  Contact Real Time *\r
59      *   Engineers Ltd to enquire about the FreeRTOS Masterclass, presented  *\r
60      *   by Richard Barry:  http://www.FreeRTOS.org/contact\r
61      *                                                                       *\r
62     ***************************************************************************\r
63 \r
64     ***************************************************************************\r
65      *                                                                       *\r
66      *    You are receiving this top quality software for free.  Please play *\r
67      *    fair and reciprocate by reporting any suspected issues and         *\r
68      *    participating in the community forum:                              *\r
69      *    http://www.FreeRTOS.org/support                                    *\r
70      *                                                                       *\r
71      *    Thank you!                                                         *\r
72      *                                                                       *\r
73     ***************************************************************************\r
74 \r
75     http://www.FreeRTOS.org - Documentation, books, training, latest versions,\r
76     license and Real Time Engineers Ltd. contact details.\r
77 \r
78     http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,\r
79     including FreeRTOS+Trace - an indispensable productivity tool, a DOS\r
80     compatible FAT file system, and our tiny thread aware UDP/IP stack.\r
81 \r
82     http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.\r
83     Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.\r
84 \r
85     http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High\r
86     Integrity Systems ltd. to sell under the OpenRTOS brand.  Low cost OpenRTOS\r
87     licenses offer ticketed support, indemnification and commercial middleware.\r
88 \r
89     http://www.SafeRTOS.com - High Integrity Systems also provide a safety\r
90     engineered and independently SIL3 certified version for use in safety and\r
91     mission critical applications that require provable dependability.\r
92 \r
93     1 tab == 4 spaces!\r
94 */\r
95 \r
96 \r
97 /*\r
98  * Creates all the demo application tasks, then starts the scheduler.  The WEB\r
99  * documentation provides more details of the standard demo application tasks.\r
100  * In addition to the standard demo tasks, the following tasks and tests are\r
101  * defined and/or created within this file:\r
102  *\r
103  * "Check" task -  This only executes every five seconds but has a high priority\r
104  * to ensure it gets processor time.  Its main function is to check that all the\r
105  * standard demo tasks are still operational.  While no errors have been\r
106  * discovered the check task will toggle an LED every 5 seconds - the toggle\r
107  * rate increasing to 500ms being a visual indication that at least one task has\r
108  * reported unexpected behaviour.\r
109  *\r
110  * "Reg test" tasks - These fill the registers with known values, then check\r
111  * that each register still contains its expected value.  Each task uses\r
112  * different values.  The tasks run with very low priority so get preempted very\r
113  * frequently.  A register containing an unexpected value is indicative of an\r
114  * error in the context switching mechanism.\r
115  *\r
116  */\r
117 \r
118 /* Standard includes. */\r
119 #include <stdio.h>\r
120 \r
121 /* Scheduler includes. */\r
122 #include "FreeRTOS.h"\r
123 #include "task.h"\r
124 #include "queue.h"\r
125 #include "semphr.h"\r
126 \r
127 /* Demo app includes. */\r
128 #include "BlockQ.h"\r
129 #include "death.h"\r
130 #include "integer.h"\r
131 #include "flash.h"\r
132 #include "partest.h"\r
133 #include "semtest.h"\r
134 #include "PollQ.h"\r
135 #include "GenQTest.h"\r
136 #include "QPeek.h"\r
137 #include "recmutex.h"\r
138 #include "IntQueue.h"\r
139 #include "comtest2.h"\r
140 \r
141 /*-----------------------------------------------------------*/\r
142 \r
143 /* The time between cycles of the 'check' functionality - as described at the\r
144 top of this file. */\r
145 #define mainNO_ERROR_PERIOD                                     ( ( TickType_t ) 5000 / portTICK_PERIOD_MS )\r
146 \r
147 /* The rate at which the LED controlled by the 'check' task will flash should an\r
148 error have been detected. */\r
149 #define mainERROR_PERIOD                                        ( ( TickType_t ) 500 / portTICK_PERIOD_MS )\r
150 \r
151 /* The LED controlled by the 'check' task. */\r
152 #define mainCHECK_LED                                           ( 3 )\r
153 \r
154 /* ComTest constants - there is no free LED for the comtest tasks. */\r
155 #define mainCOM_TEST_BAUD_RATE                          ( ( unsigned long ) 19200 )\r
156 #define mainCOM_TEST_LED                                        ( 5 )\r
157 \r
158 /* Task priorities. */\r
159 #define mainCOM_TEST_PRIORITY                           ( tskIDLE_PRIORITY + 2 )\r
160 #define mainQUEUE_POLL_PRIORITY                         ( tskIDLE_PRIORITY + 2 )\r
161 #define mainCHECK_TASK_PRIORITY                         ( tskIDLE_PRIORITY + 3 )\r
162 #define mainSEM_TEST_PRIORITY                           ( tskIDLE_PRIORITY + 1 )\r
163 #define mainBLOCK_Q_PRIORITY                            ( tskIDLE_PRIORITY + 2 )\r
164 #define mainCREATOR_TASK_PRIORITY           ( tskIDLE_PRIORITY + 2 )\r
165 #define mainINTEGER_TASK_PRIORITY           ( tskIDLE_PRIORITY )\r
166 #define mainGEN_QUEUE_TASK_PRIORITY                     ( tskIDLE_PRIORITY )\r
167 \r
168 /*\r
169  * Configure the hardware for the demo.\r
170  */\r
171 static void prvSetupHardware( void );\r
172 \r
173 /*\r
174  * Implements the 'check' task functionality as described at the top of this\r
175  * file.\r
176  */\r
177 static void prvCheckTask( void *pvParameters );\r
178 \r
179 /*\r
180  * Implement the 'Reg test' functionality as described at the top of this file.\r
181  */\r
182 static void vRegTest1Task( void *pvParameters );\r
183 static void vRegTest2Task( void *pvParameters );\r
184 \r
185 /*-----------------------------------------------------------*/\r
186 \r
187 /* Counters used to detect errors within the reg test tasks. */\r
188 static volatile unsigned long ulRegTest1Counter = 0x11111111, ulRegTest2Counter = 0x22222222;\r
189 \r
190 /*-----------------------------------------------------------*/\r
191 \r
192 int main( void )\r
193 {\r
194         /* Setup the hardware ready for this demo. */\r
195         prvSetupHardware();\r
196 \r
197         /* Start the standard demo tasks. */\r
198         vStartLEDFlashTasks( tskIDLE_PRIORITY );\r
199         vStartBlockingQueueTasks( mainBLOCK_Q_PRIORITY );\r
200         vStartSemaphoreTasks( mainSEM_TEST_PRIORITY );\r
201         vStartPolledQueueTasks( mainQUEUE_POLL_PRIORITY );\r
202         vStartIntegerMathTasks( mainINTEGER_TASK_PRIORITY );\r
203         vStartGenericQueueTasks( mainGEN_QUEUE_TASK_PRIORITY );\r
204         vStartQueuePeekTasks();\r
205         vStartRecursiveMutexTasks();\r
206         vAltStartComTestTasks( mainCOM_TEST_PRIORITY, mainCOM_TEST_BAUD_RATE, mainCOM_TEST_LED );\r
207         vStartInterruptQueueTasks();\r
208 \r
209         /* Start the reg test tasks - defined in this file. */\r
210         xTaskCreate( vRegTest1Task, "Reg1", configMINIMAL_STACK_SIZE, ( void * ) &ulRegTest1Counter, tskIDLE_PRIORITY, NULL );\r
211         xTaskCreate( vRegTest2Task, "Reg2", configMINIMAL_STACK_SIZE, ( void * ) &ulRegTest2Counter, tskIDLE_PRIORITY, NULL );\r
212 \r
213         /* Create the check task. */\r
214         xTaskCreate( prvCheckTask, "Check", configMINIMAL_STACK_SIZE, NULL, mainCHECK_TASK_PRIORITY, NULL );\r
215 \r
216         /* The suicide tasks must be created last as they need to know how many\r
217         tasks were running prior to their creation in order to ascertain whether\r
218         or not the correct/expected number of tasks are running at any given time. */\r
219     vCreateSuicidalTasks( mainCREATOR_TASK_PRIORITY );\r
220 \r
221         /* Start the scheduler. */\r
222         vTaskStartScheduler();\r
223 \r
224     /* Will only get here if there was insufficient memory to create the idle\r
225     task. */\r
226         for( ;; );\r
227 }\r
228 /*-----------------------------------------------------------*/\r
229 \r
230 static void prvCheckTask( void *pvParameters )\r
231 {\r
232 unsigned ulTicksToWait = mainNO_ERROR_PERIOD, ulError = 0, ulLastRegTest1Count = 0, ulLastRegTest2Count = 0;\r
233 TickType_t xLastExecutionTime;\r
234 \r
235         ( void ) pvParameters;\r
236 \r
237         /* Initialise the variable used to control our iteration rate prior to\r
238         its first use. */\r
239         xLastExecutionTime = xTaskGetTickCount();\r
240 \r
241         for( ;; )\r
242         {\r
243                 /* Wait until it is time to run the tests again. */\r
244                 vTaskDelayUntil( &xLastExecutionTime, ulTicksToWait );\r
245 \r
246                 /* Has an error been found in any task? */\r
247                 if( xAreGenericQueueTasksStillRunning() != pdTRUE )\r
248                 {\r
249                         ulError |= 0x01UL;\r
250                 }\r
251 \r
252                 if( xAreQueuePeekTasksStillRunning() != pdTRUE )\r
253                 {\r
254                         ulError |= 0x02UL;\r
255                 }\r
256 \r
257                 if( xAreBlockingQueuesStillRunning() != pdTRUE )\r
258                 {\r
259                         ulError |= 0x04UL;\r
260                 }\r
261 \r
262                 if( xAreSemaphoreTasksStillRunning() != pdTRUE )\r
263             {\r
264                 ulError |= 0x20UL;\r
265             }\r
266 \r
267                 if( xArePollingQueuesStillRunning() != pdTRUE )\r
268             {\r
269                 ulError |= 0x40UL;\r
270             }\r
271 \r
272                 if( xIsCreateTaskStillRunning() != pdTRUE )\r
273             {\r
274                 ulError |= 0x80UL;\r
275             }\r
276 \r
277                 if( xAreIntegerMathsTaskStillRunning() != pdTRUE )\r
278             {\r
279                 ulError |= 0x100UL;\r
280             }\r
281 \r
282                 if( xAreRecursiveMutexTasksStillRunning() != pdTRUE )\r
283             {\r
284                 ulError |= 0x200UL;\r
285             }\r
286 \r
287                 if( xAreComTestTasksStillRunning() != pdTRUE )\r
288                 {\r
289                 ulError |= 0x400UL;\r
290                 }\r
291 \r
292                 if( xAreIntQueueTasksStillRunning() != pdTRUE )\r
293             {\r
294                 ulError |= 0x800UL;\r
295             }\r
296 \r
297                 if( ulLastRegTest1Count == ulRegTest1Counter )\r
298                 {\r
299                         ulError |= 0x1000UL;\r
300                 }\r
301 \r
302                 if( ulLastRegTest2Count == ulRegTest2Counter )\r
303                 {\r
304                         ulError |= 0x1000UL;\r
305                 }\r
306 \r
307                 ulLastRegTest1Count = ulRegTest1Counter;\r
308                 ulLastRegTest2Count = ulRegTest2Counter;\r
309 \r
310                 /* If an error has been found then increase our cycle rate, and in so\r
311                 going increase the rate at which the check task LED toggles. */\r
312                 if( ulError != 0 )\r
313                 {\r
314                 ulTicksToWait = mainERROR_PERIOD;\r
315                 }\r
316 \r
317                 /* Toggle the LED each itteration. */\r
318                 vParTestToggleLED( mainCHECK_LED );\r
319         }\r
320 }\r
321 /*-----------------------------------------------------------*/\r
322 \r
323 void prvSetupHardware( void )\r
324 {\r
325 extern void mcf5xxx_wr_cacr( unsigned long );\r
326 \r
327         portDISABLE_INTERRUPTS();\r
328 \r
329         /* Enable the cache. */\r
330         mcf5xxx_wr_cacr( MCF5XXX_CACR_CENB | MCF5XXX_CACR_CINV | MCF5XXX_CACR_DISD | MCF5XXX_CACR_CEIB | MCF5XXX_CACR_CLNF_00 );\r
331         asm volatile( "NOP" ); /* As per errata. */\r
332 \r
333         /* Multiply 8Mhz reference crystal by 8 to achieve system clock of 64Mhz. */\r
334         MCF_CLOCK_SYNCR = MCF_CLOCK_SYNCR_MFD( 2 );\r
335 \r
336         /* Wait for PLL to lock. */\r
337         while( !( MCF_CLOCK_SYNSR & MCF_CLOCK_SYNSR_LOCK ) )\r
338         {\r
339                 __asm__ volatile ( "NOP" );\r
340         }\r
341 \r
342         /* Setup the port used to toggle LEDs. */\r
343         vParTestInitialise();\r
344 }\r
345 /*-----------------------------------------------------------*/\r
346 \r
347 void vApplicationStackOverflowHook( TaskHandle_t *pxTask, signed char *pcTaskName )\r
348 {\r
349         /* This will get called if a stack overflow is detected during the context\r
350         switch.  Set configCHECK_FOR_STACK_OVERFLOWS to 2 to also check for stack\r
351         problems within nested interrupts, but only do this for debug purposes as\r
352         it will increase the context switch time. */\r
353 \r
354         ( void ) pxTask;\r
355         ( void ) pcTaskName;\r
356 \r
357         for( ;; );\r
358 }\r
359 /*-----------------------------------------------------------*/\r
360 \r
361 static void vRegTest1Task( void *pvParameters )\r
362 {\r
363         /* Sanity check - did we receive the parameter expected? */\r
364         if( pvParameters != &ulRegTest1Counter )\r
365         {\r
366                 /* Change here so the check task can detect that an error occurred. */\r
367                 for( ;; );\r
368         }\r
369 \r
370         /* Set all the registers to known values, then check that each retains its\r
371         expected value - as described at the top of this file.  If an error is\r
372         found then the loop counter will no longer be incremented allowing the check\r
373         task to recognise the error. */\r
374         asm volatile    (       "reg_test_1_start:                                              \n\t"\r
375                                                 "       moveq           #1, %d0                                 \n\t"\r
376                                                 "       moveq           #2, %d1                                 \n\t"\r
377                                                 "       moveq           #3, %d2                                 \n\t"\r
378                                                 "       moveq           #4, %d3                                 \n\t"\r
379                                                 "       moveq           #5, %d4                                 \n\t"\r
380                                                 "       moveq           #6, %d5                                 \n\t"\r
381                                                 "       moveq           #7, %d6                                 \n\t"\r
382                                                 "       moveq           #8, %d7                                 \n\t"\r
383                                                 "       move            #9, %a0                                 \n\t"\r
384                                                 "       move            #10, %a1                                \n\t"\r
385                                                 "       move            #11, %a2                                \n\t"\r
386                                                 "       move            #12, %a3                                \n\t"\r
387                                                 "       move            #13, %a4                                \n\t"\r
388                                                 "       move            #14, %a5                                \n\t"\r
389                                                 "       move            #15, %a6                                \n\t"\r
390                                                 "                                                                               \n\t"\r
391                                                 "       cmpi.l          #1, %d0                                 \n\t"\r
392                                                 "       bne                     reg_test_1_error                \n\t"\r
393                                                 "       cmpi.l          #2, %d1                                 \n\t"\r
394                                                 "       bne                     reg_test_1_error                \n\t"\r
395                                                 "       cmpi.l          #3, %d2                                 \n\t"\r
396                                                 "       bne                     reg_test_1_error                \n\t"\r
397                                                 "       cmpi.l          #4, %d3                                 \n\t"\r
398                                                 "       bne                     reg_test_1_error                \n\t"\r
399                                                 "       cmpi.l          #5, %d4                                 \n\t"\r
400                                                 "       bne                     reg_test_1_error                \n\t"\r
401                                                 "       cmpi.l          #6, %d5                                 \n\t"\r
402                                                 "       bne                     reg_test_1_error                \n\t"\r
403                                                 "       cmpi.l          #7, %d6                                 \n\t"\r
404                                                 "       bne                     reg_test_1_error                \n\t"\r
405                                                 "       cmpi.l          #8, %d7                                 \n\t"\r
406                                                 "       bne                     reg_test_1_error                \n\t"\r
407                                                 "       move            %a0, %d0                                \n\t"\r
408                                                 "       cmpi.l          #9, %d0                                 \n\t"\r
409                                                 "       bne                     reg_test_1_error                \n\t"\r
410                                                 "       move            %a1, %d0                                \n\t"\r
411                                                 "       cmpi.l          #10, %d0                                \n\t"\r
412                                                 "       bne                     reg_test_1_error                \n\t"\r
413                                                 "       move            %a2, %d0                                \n\t"\r
414                                                 "       cmpi.l          #11, %d0                                \n\t"\r
415                                                 "       bne                     reg_test_1_error                \n\t"\r
416                                                 "       move            %a3, %d0                                \n\t"\r
417                                                 "       cmpi.l          #12, %d0                                \n\t"\r
418                                                 "       bne                     reg_test_1_error                \n\t"\r
419                                                 "       move            %a4, %d0                                \n\t"\r
420                                                 "       cmpi.l          #13, %d0                                \n\t"\r
421                                                 "       bne                     reg_test_1_error                \n\t"\r
422                                                 "       move            %a5, %d0                                \n\t"\r
423                                                 "       cmpi.l          #14, %d0                                \n\t"\r
424                                                 "       bne                     reg_test_1_error                \n\t"\r
425                                                 "       move            %a6, %d0                                \n\t"\r
426                                                 "       cmpi.l          #15, %d0                                \n\t"\r
427                                                 "       bne                     reg_test_1_error                \n\t"\r
428                                                 "       movel           ulRegTest1Counter, %d0  \n\t"\r
429                                                 "       addql           #1, %d0                                 \n\t"\r
430                                                 "       movel           %d0, ulRegTest1Counter  \n\t"\r
431                                                 "       bra                     reg_test_1_start                \n\t"\r
432                                                 "reg_test_1_error:                                              \n\t"\r
433                                                 "       bra                     reg_test_1_error                \n\t"\r
434                                         );\r
435 }\r
436 /*-----------------------------------------------------------*/\r
437 \r
438 static void vRegTest2Task( void *pvParameters )\r
439 {\r
440         /* Sanity check - did we receive the parameter expected? */\r
441         if( pvParameters != &ulRegTest2Counter )\r
442         {\r
443                 /* Change here so the check task can detect that an error occurred. */\r
444                 for( ;; );\r
445         }\r
446 \r
447         /* Set all the registers to known values, then check that each retains its\r
448         expected value - as described at the top of this file.  If an error is\r
449         found then the loop counter will no longer be incremented allowing the check\r
450         task to recognise the error. */\r
451         asm volatile    (       "reg_test_2_start:                                              \n\t"\r
452                                                 "       moveq           #10, %d0                                \n\t"\r
453                                                 "       moveq           #20, %d1                                \n\t"\r
454                                                 "       moveq           #30, %d2                                \n\t"\r
455                                                 "       moveq           #40, %d3                                \n\t"\r
456                                                 "       moveq           #50, %d4                                \n\t"\r
457                                                 "       moveq           #60, %d5                                \n\t"\r
458                                                 "       moveq           #70, %d6                                \n\t"\r
459                                                 "       moveq           #80, %d7                                \n\t"\r
460                                                 "       move            #90, %a0                                \n\t"\r
461                                                 "       move            #100, %a1                               \n\t"\r
462                                                 "       move            #110, %a2                               \n\t"\r
463                                                 "       move            #120, %a3                               \n\t"\r
464                                                 "       move            #130, %a4                               \n\t"\r
465                                                 "       move            #140, %a5                               \n\t"\r
466                                                 "       move            #150, %a6                               \n\t"\r
467                                                 "                                                                               \n\t"\r
468                                                 "       cmpi.l          #10, %d0                                \n\t"\r
469                                                 "       bne                     reg_test_2_error                \n\t"\r
470                                                 "       cmpi.l          #20, %d1                                \n\t"\r
471                                                 "       bne                     reg_test_2_error                \n\t"\r
472                                                 "       cmpi.l          #30, %d2                                \n\t"\r
473                                                 "       bne                     reg_test_2_error                \n\t"\r
474                                                 "       cmpi.l          #40, %d3                                \n\t"\r
475                                                 "       bne                     reg_test_2_error                \n\t"\r
476                                                 "       cmpi.l          #50, %d4                                \n\t"\r
477                                                 "       bne                     reg_test_2_error                \n\t"\r
478                                                 "       cmpi.l          #60, %d5                                \n\t"\r
479                                                 "       bne                     reg_test_2_error                \n\t"\r
480                                                 "       cmpi.l          #70, %d6                                \n\t"\r
481                                                 "       bne                     reg_test_2_error                \n\t"\r
482                                                 "       cmpi.l          #80, %d7                                \n\t"\r
483                                                 "       bne                     reg_test_2_error                \n\t"\r
484                                                 "       move            %a0, %d0                                \n\t"\r
485                                                 "       cmpi.l          #90, %d0                                \n\t"\r
486                                                 "       bne                     reg_test_2_error                \n\t"\r
487                                                 "       move            %a1, %d0                                \n\t"\r
488                                                 "       cmpi.l          #100, %d0                               \n\t"\r
489                                                 "       bne                     reg_test_2_error                \n\t"\r
490                                                 "       move            %a2, %d0                                \n\t"\r
491                                                 "       cmpi.l          #110, %d0                               \n\t"\r
492                                                 "       bne                     reg_test_2_error                \n\t"\r
493                                                 "       move            %a3, %d0                                \n\t"\r
494                                                 "       cmpi.l          #120, %d0                               \n\t"\r
495                                                 "       bne                     reg_test_2_error                \n\t"\r
496                                                 "       move            %a4, %d0                                \n\t"\r
497                                                 "       cmpi.l          #130, %d0                               \n\t"\r
498                                                 "       bne                     reg_test_2_error                \n\t"\r
499                                                 "       move            %a5, %d0                                \n\t"\r
500                                                 "       cmpi.l          #140, %d0                               \n\t"\r
501                                                 "       bne                     reg_test_2_error                \n\t"\r
502                                                 "       move            %a6, %d0                                \n\t"\r
503                                                 "       cmpi.l          #150, %d0                               \n\t"\r
504                                                 "       bne                     reg_test_2_error                \n\t"\r
505                                                 "       movel           ulRegTest1Counter, %d0  \n\t"\r
506                                                 "       addql           #1, %d0                                 \n\t"\r
507                                                 "       movel           %d0, ulRegTest2Counter  \n\t"\r
508                                                 "       bra                     reg_test_2_start                \n\t"\r
509                                                 "reg_test_2_error:                                              \n\t"\r
510                                                 "       bra                     reg_test_2_error                \n\t"\r
511                                         );\r
512 }\r
513 /*-----------------------------------------------------------*/\r
514 \r