2 FreeRTOS V7.3.0 - Copyright (C) 2012 Real Time Engineers Ltd.
\r
4 FEATURES AND PORTS ARE ADDED TO FREERTOS ALL THE TIME. PLEASE VISIT
\r
5 http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS tutorial books are available in pdf and paperback. *
\r
10 * Complete, revised, and edited pdf reference manuals are also *
\r
13 * Purchasing FreeRTOS documentation will not only help you, by *
\r
14 * ensuring you get running as quickly as possible and with an *
\r
15 * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
16 * the FreeRTOS project to continue with its mission of providing *
\r
17 * professional grade, cross platform, de facto standard solutions *
\r
18 * for microcontrollers - completely free of charge! *
\r
20 * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
22 * Thank you for using FreeRTOS, and thank you for your support! *
\r
24 ***************************************************************************
\r
27 This file is part of the FreeRTOS distribution.
\r
29 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
30 the terms of the GNU General Public License (version 2) as published by the
\r
31 Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
32 >>>NOTE<<< The modification to the GPL is included to allow you to
\r
33 distribute a combined work that includes FreeRTOS without being obliged to
\r
34 provide the source code for proprietary components outside of the FreeRTOS
\r
35 kernel. FreeRTOS is distributed in the hope that it will be useful, but
\r
36 WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
37 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
38 more details. You should have received a copy of the GNU General Public
\r
39 License and the FreeRTOS license exception along with FreeRTOS; if not it
\r
40 can be viewed here: http://www.freertos.org/a00114.html and also obtained
\r
41 by writing to Richard Barry, contact details for whom are available on the
\r
46 ***************************************************************************
\r
48 * Having a problem? Start by reading the FAQ "My application does *
\r
49 * not run, what could be wrong?" *
\r
51 * http://www.FreeRTOS.org/FAQHelp.html *
\r
53 ***************************************************************************
\r
56 http://www.FreeRTOS.org - Documentation, training, latest versions, license
\r
57 and contact details.
\r
59 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
60 including FreeRTOS+Trace - an indispensable productivity tool.
\r
62 Real Time Engineers ltd license FreeRTOS to High Integrity Systems, who sell
\r
63 the code with commercial support, indemnification, and middleware, under
\r
64 the OpenRTOS brand: http://www.OpenRTOS.com. High Integrity Systems also
\r
65 provide a safety engineered and independently SIL3 certified version under
\r
66 the SafeRTOS brand: http://www.SafeRTOS.com.
\r
70 /* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.
\r
72 NOTE: This driver is primarily to test the scheduler functionality. It does
\r
73 not effectively use the buffers or DMA and is therefore not intended to be
\r
74 an example of an efficient driver. */
\r
76 /* Standard include file. */
\r
79 /* Scheduler include files. */
\r
80 #include "FreeRTOS.h"
\r
84 /* Demo app include files. */
\r
87 /* Hardware definitions. */
\r
88 #define serNO_PARITY ( ( unsigned portCHAR ) 0x02 << 3 )
\r
89 #define ser8DATA_BITS ( ( unsigned portCHAR ) 0x03 )
\r
90 #define ser1STOP_BIT ( ( unsigned portCHAR ) 0x07 )
\r
91 #define serSYSTEM_CLOCK ( ( unsigned portCHAR ) 0xdd )
\r
92 #define serTX_OUTPUT ( ( unsigned portCHAR ) 0x04 )
\r
93 #define serRX_INPUT ( ( unsigned portCHAR ) 0x08 )
\r
94 #define serTX_ENABLE ( ( unsigned portCHAR ) 0x04 )
\r
95 #define serRX_ENABLE ( ( unsigned portCHAR ) 0x01 )
\r
96 #define serTX_INT ( ( unsigned portCHAR ) 0x01 )
\r
97 #define serRX_INT ( ( unsigned portCHAR ) 0x02 )
\r
100 /* The queues used to communicate between tasks and ISR's. */
\r
101 static xQueueHandle xRxedChars;
\r
102 static xQueueHandle xCharsForTx;
\r
104 /* Flag used to indicate the tx status. */
\r
105 static portBASE_TYPE xTxHasEnded = pdTRUE;
\r
107 /*-----------------------------------------------------------*/
\r
109 /* The UART interrupt handler. */
\r
110 void __attribute__( ( interrupt ) ) __cs3_isr_interrupt_78( void );
\r
112 /*-----------------------------------------------------------*/
\r
114 xComPortHandle xSerialPortInitMinimal( unsigned portLONG ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
116 const unsigned portLONG ulBaudRateDivisor = ( configCPU_CLOCK_HZ / ( 32UL * ulWantedBaud ) );
\r
118 /* Create the queues used by the com test task. */
\r
119 xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
120 xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
122 xTxHasEnded = pdTRUE;
\r
124 /* Set the pins to UART mode. */
\r
125 MCF_PAD_PUAPAR |= ( serTX_OUTPUT | serRX_INPUT );
\r
127 /* Reset the peripheral. */
\r
128 MCF_UART1_UCR = MCF_UART_UCR_RESET_RX;
\r
129 MCF_UART1_UCR = MCF_UART_UCR_RESET_TX;
\r
130 MCF_UART1_UCR = MCF_UART_UCR_RESET_ERROR;
\r
131 MCF_UART1_UCR = MCF_UART_UCR_RESET_BKCHGINT;
\r
132 MCF_UART1_UCR = MCF_UART_UCR_RESET_MR | MCF_UART_UCR_RX_DISABLED | MCF_UART_UCR_TX_DISABLED;
\r
134 /* Configure the UART. */
\r
135 MCF_UART1_UMR1 = serNO_PARITY | ser8DATA_BITS;
\r
136 MCF_UART1_UMR2 = ser1STOP_BIT;
\r
137 MCF_UART1_UCSR = serSYSTEM_CLOCK;
\r
139 MCF_UART1_UBG1 = ( unsigned portCHAR ) ( ( ulBaudRateDivisor >> 8UL ) & 0xffUL );
\r
140 MCF_UART1_UBG2 = ( unsigned portCHAR ) ( ulBaudRateDivisor & 0xffUL );
\r
143 MCF_UART1_UCR = serTX_ENABLE | serRX_ENABLE;
\r
145 /* Configure the interrupt controller. Run the UARTs above the kernel
\r
146 interrupt priority for demo purposes. */
\r
147 MCF_INTC0_ICR14 = ( ( configMAX_SYSCALL_INTERRUPT_PRIORITY - 2 ) << 3 );
\r
148 MCF_INTC0_IMRL &= ~( MCF_INTC_IMRL_INT_MASK14 | 0x01 );
\r
150 /* The Tx interrupt is not enabled until there is data to send. */
\r
151 MCF_UART1_UIMR = serRX_INT;
\r
153 /* Only a single port is implemented so we don't need to return anything. */
\r
156 /*-----------------------------------------------------------*/
\r
158 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed portCHAR *pcRxedChar, portTickType xBlockTime )
\r
160 /* Only one port is supported. */
\r
163 /* Get the next character from the buffer. Return false if no characters
\r
164 are available or arrive before xBlockTime expires. */
\r
165 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
174 /*-----------------------------------------------------------*/
\r
176 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed portCHAR cOutChar, portTickType xBlockTime )
\r
178 /* Only one port is supported. */
\r
181 /* Return false if after the block time there is no room on the Tx queue. */
\r
182 if( xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) != pdPASS )
\r
187 /* A critical section should not be required as xTxHasEnded will not be
\r
188 written to by the ISR if it is already 0 (is this correct?). */
\r
189 if( xTxHasEnded != pdFALSE )
\r
191 xTxHasEnded = pdFALSE;
\r
192 MCF_UART1_UIMR = serRX_INT | serTX_INT;
\r
197 /*-----------------------------------------------------------*/
\r
199 void vSerialClose( xComPortHandle xPort )
\r
203 /*-----------------------------------------------------------*/
\r
205 void __cs3_isr_interrupt_78( void )
\r
207 unsigned portCHAR ucChar;
\r
208 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE, xDoneSomething = pdTRUE;
\r
210 while( xDoneSomething != pdFALSE )
\r
212 xDoneSomething = pdFALSE;
\r
214 /* Does the tx buffer contain space? */
\r
215 if( ( MCF_UART1_USR & MCF_UART_USR_TXRDY ) != 0x00 )
\r
217 /* Are there any characters queued to be sent? */
\r
218 if( xQueueReceiveFromISR( xCharsForTx, &ucChar, &xHigherPriorityTaskWoken ) == pdTRUE )
\r
220 /* Send the next char. */
\r
221 MCF_UART1_UTB = ucChar;
\r
222 xDoneSomething = pdTRUE;
\r
226 /* Turn off the Tx interrupt until such time as another character
\r
227 is being transmitted. */
\r
228 MCF_UART1_UIMR = serRX_INT;
\r
229 xTxHasEnded = pdTRUE;
\r
233 if( MCF_UART1_USR & MCF_UART_USR_RXRDY )
\r
235 ucChar = MCF_UART1_URB;
\r
236 xQueueSendFromISR( xRxedChars, &ucChar, &xHigherPriorityTaskWoken );
\r
237 xDoneSomething = pdTRUE;
\r
241 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
\r