]> git.sur5r.net Git - freertos/blob - FreeRTOS/Demo/MicroBlaze_Spartan-6_EthernetLite/SDKProjects/HardwareWithEthernetLite/system_bd.bmm
Correct calculation of xHeapStructSize in heap_4 and heap_5.
[freertos] / FreeRTOS / Demo / MicroBlaze_Spartan-6_EthernetLite / SDKProjects / HardwareWithEthernetLite / system_bd.bmm
1 // BMM LOC annotation file.\r
2 //\r
3 // Release 13.1 - Data2MEM O.40d, build 1.9 Aug 19, 2010\r
4 // Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.\r
5 \r
6 \r
7 ///////////////////////////////////////////////////////////////////////////////\r
8 //\r
9 // Processor 'microblaze_0', ID 100, memory map.\r
10 //\r
11 ///////////////////////////////////////////////////////////////////////////////\r
12 \r
13 ADDRESS_MAP microblaze_0 MICROBLAZE-LE 100\r
14 \r
15 \r
16     ///////////////////////////////////////////////////////////////////////////////\r
17     //\r
18     // Processor 'microblaze_0' address space 'microblaze_0_bram_block_combined' 0x00000000:0x00001FFF (8 KBytes).\r
19     //\r
20     ///////////////////////////////////////////////////////////////////////////////\r
21 \r
22     ADDRESS_SPACE microblaze_0_bram_block_combined RAMB16 [0x00000000:0x00001FFF]\r
23         BUS_BLOCK\r
24             microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0 [31:24] INPUT = microblaze_0_bram_block_combined_0.mem PLACED = X1Y30;\r
25             microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1 [23:16] INPUT = microblaze_0_bram_block_combined_1.mem PLACED = X1Y32;\r
26             microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2 [15:8] INPUT = microblaze_0_bram_block_combined_2.mem PLACED = X0Y30;\r
27             microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3 [7:0] INPUT = microblaze_0_bram_block_combined_3.mem PLACED = X0Y32;\r
28         END_BUS_BLOCK;\r
29     END_ADDRESS_SPACE;\r
30 \r
31 END_ADDRESS_MAP;\r
32 \r