]> git.sur5r.net Git - freertos/blob - FreeRTOS/Demo/MicroBlaze_Spartan-6_EthernetLite/SDKProjects/RTOSDemo/RegisterTests.c
Update version number ready for V8.2.1 release.
[freertos] / FreeRTOS / Demo / MicroBlaze_Spartan-6_EthernetLite / SDKProjects / RTOSDemo / RegisterTests.c
1 /*\r
2     FreeRTOS V8.2.1 - Copyright (C) 2015 Real Time Engineers Ltd.\r
3     All rights reserved\r
4 \r
5     VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.\r
6 \r
7     This file is part of the FreeRTOS distribution.\r
8 \r
9     FreeRTOS is free software; you can redistribute it and/or modify it under\r
10     the terms of the GNU General Public License (version 2) as published by the\r
11     Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.\r
12 \r
13     ***************************************************************************\r
14     >>!   NOTE: The modification to the GPL is included to allow you to     !<<\r
15     >>!   distribute a combined work that includes FreeRTOS without being   !<<\r
16     >>!   obliged to provide the source code for proprietary components     !<<\r
17     >>!   outside of the FreeRTOS kernel.                                   !<<\r
18     ***************************************************************************\r
19 \r
20     FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY\r
21     WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS\r
22     FOR A PARTICULAR PURPOSE.  Full license text is available on the following\r
23     link: http://www.freertos.org/a00114.html\r
24 \r
25     ***************************************************************************\r
26      *                                                                       *\r
27      *    FreeRTOS provides completely free yet professionally developed,    *\r
28      *    robust, strictly quality controlled, supported, and cross          *\r
29      *    platform software that is more than just the market leader, it     *\r
30      *    is the industry's de facto standard.                               *\r
31      *                                                                       *\r
32      *    Help yourself get started quickly while simultaneously helping     *\r
33      *    to support the FreeRTOS project by purchasing a FreeRTOS           *\r
34      *    tutorial book, reference manual, or both:                          *\r
35      *    http://www.FreeRTOS.org/Documentation                              *\r
36      *                                                                       *\r
37     ***************************************************************************\r
38 \r
39     http://www.FreeRTOS.org/FAQHelp.html - Having a problem?  Start by reading\r
40     the FAQ page "My application does not run, what could be wrong?".  Have you\r
41     defined configASSERT()?\r
42 \r
43     http://www.FreeRTOS.org/support - In return for receiving this top quality\r
44     embedded software for free we request you assist our global community by\r
45     participating in the support forum.\r
46 \r
47     http://www.FreeRTOS.org/training - Investing in training allows your team to\r
48     be as productive as possible as early as possible.  Now you can receive\r
49     FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers\r
50     Ltd, and the world's leading authority on the world's leading RTOS.\r
51 \r
52     http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,\r
53     including FreeRTOS+Trace - an indispensable productivity tool, a DOS\r
54     compatible FAT file system, and our tiny thread aware UDP/IP stack.\r
55 \r
56     http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.\r
57     Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.\r
58 \r
59     http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High\r
60     Integrity Systems ltd. to sell under the OpenRTOS brand.  Low cost OpenRTOS\r
61     licenses offer ticketed support, indemnification and commercial middleware.\r
62 \r
63     http://www.SafeRTOS.com - High Integrity Systems also provide a safety\r
64     engineered and independently SIL3 certified version for use in safety and\r
65     mission critical applications that require provable dependability.\r
66 \r
67     1 tab == 4 spaces!\r
68 */\r
69 \r
70 /* Scheduler includes. */\r
71 #include "FreeRTOS.h"\r
72 #include "task.h"\r
73 \r
74 /*\r
75  * The register test task as described in the comments at the top of main-full.c.\r
76  */\r
77 void vRegisterTest1( void *pvParameters );\r
78 void vRegisterTest2( void *pvParameters );\r
79 \r
80 /* Variables that are incremented on each iteration of the reg test tasks -\r
81 provided the tasks have not reported any errors.  The check timer inspects these\r
82 variables to ensure they are still incrementing as expected.  If a variable\r
83 stops incrementing then it is likely that its associate task has stalled or\r
84 detected an error. */\r
85 volatile unsigned long ulRegTest1CycleCount = 0UL, ulRegTest2CycleCount = 0UL;\r
86 \r
87 /*-----------------------------------------------------------*/\r
88 \r
89 void vRegisterTest1( void *pvParameters )\r
90 {\r
91         /* This task uses an infinite loop that is implemented in the assembly \r
92         code.\r
93         \r
94         First fill the relevant registers with known values. */\r
95         asm volatile (  "       addi r3, r0, 3          \n\t" \\r
96                                         "       addi r4, r0, 4          \n\t" \\r
97                                         "       addi r6, r0, 6          \n\t" \\r
98                                         "       addi r7, r0, 7          \n\t" \\r
99                                         "       addi r8, r0, 8          \n\t" \\r
100                                         "       addi r9, r0, 9          \n\t" \\r
101                                         "       addi r10, r0, 10        \n\t" \\r
102                                         "       addi r11, r0, 11        \n\t" \\r
103                                         "       addi r12, r0, 12        \n\t" \\r
104                                         "       addi r16, r0, 16        \n\t" \\r
105                                         "       addi r19, r0, 19        \n\t" \\r
106                                         "       addi r20, r0, 20        \n\t" \\r
107                                         "       addi r21, r0, 21        \n\t" \\r
108                                         "       addi r22, r0, 22        \n\t" \\r
109                                         "       addi r23, r0, 23        \n\t" \\r
110                                         "       addi r24, r0, 24        \n\t" \\r
111                                         "       addi r25, r0, 25        \n\t" \\r
112                                         "       addi r26, r0, 26        \n\t" \\r
113                                         "       addi r27, r0, 27        \n\t" \\r
114                                         "       addi r28, r0, 28        \n\t" \\r
115                                         "       addi r29, r0, 29        \n\t" \\r
116                                         "       addi r30, r0, 30        \n\t" \\r
117                                         "       addi r31, r0, 31        \n\t"\r
118                                 );\r
119 \r
120         /* Now test the register values to ensure they contain the same value that\r
121         was written to them above.       This task will get preempted frequently so \r
122         other tasks are likely to have executed since the register values were \r
123         written.  If any register contains an unexpected value then the task will\r
124         branch to Error_Loop_1, which in turn prevents it from incrementing its\r
125         loop counter, enabling the check timer to determine that all is not as it\r
126         should be. */\r
127 \r
128         asm volatile (  "Loop_Start_1:                          \n\t" \\r
129                                         "       xori r18, r3, 3                 \n\t" \\r
130                                         "       bnei r18, Error_Loop_1  \n\t" \\r
131                                         "       xori r18, r4, 4                 \n\t" \\r
132                                         "       bnei r18, Error_Loop_1  \n\t" \\r
133                                         "       xori r18, r6, 6                 \n\t" \\r
134                                         "       bnei r18, Error_Loop_1  \n\t" \\r
135                                         "       xori r18, r7, 7                 \n\t" \\r
136                                         "       bnei r18, Error_Loop_1  \n\t" \\r
137                                         "       xori r18, r8, 8                 \n\t" \\r
138                                         "       bnei r18, Error_Loop_1  \n\t" \\r
139                                         "       xori r18, r9, 9                 \n\t" \\r
140                                         "       bnei r18, Error_Loop_1  \n\t" \\r
141                                         "       xori r18, r10, 10               \n\t" \\r
142                                         "       bnei r18, Error_Loop_1  \n\t" \\r
143                                         "       xori r18, r11, 11               \n\t" \\r
144                                         "       bnei r18, Error_Loop_1  \n\t" \\r
145                                         "       xori r18, r12, 12               \n\t" \\r
146                                         "       bnei r18, Error_Loop_1  \n\t" \\r
147                                         "       xori r18, r16, 16               \n\t" \\r
148                                         "       bnei r18, Error_Loop_1  \n\t" \\r
149                                         "       xori r18, r19, 19               \n\t" \\r
150                                         "       bnei r18, Error_Loop_1  \n\t" \\r
151                                         "       xori r18, r20, 20               \n\t" \\r
152                                         "       bnei r18, Error_Loop_1  \n\t" \\r
153                                         "       xori r18, r21, 21               \n\t" \\r
154                                         "       bnei r18, Error_Loop_1  \n\t" \\r
155                                         "       xori r18, r22, 22               \n\t" \\r
156                                         "       bnei r18, Error_Loop_1  \n\t" \\r
157                                         "       xori r18, r23, 23               \n\t" \\r
158                                         "       bnei r18, Error_Loop_1  \n\t" \\r
159                                         "       xori r18, r24, 24               \n\t" \\r
160                                         "       bnei r18, Error_Loop_1  \n\t" \\r
161                                         "       xori r18, r25, 25               \n\t" \\r
162                                         "       bnei r18, Error_Loop_1  \n\t" \\r
163                                         "       xori r18, r26, 26               \n\t" \\r
164                                         "       bnei r18, Error_Loop_1  \n\t" \\r
165                                         "       xori r18, r27, 27               \n\t" \\r
166                                         "       bnei r18, Error_Loop_1  \n\t" \\r
167                                         "       xori r18, r28, 28               \n\t" \\r
168                                         "       bnei r18, Error_Loop_1  \n\t" \\r
169                                         "       xori r18, r29, 29               \n\t" \\r
170                                         "       bnei r18, Error_Loop_1  \n\t" \\r
171                                         "       xori r18, r30, 30               \n\t" \\r
172                                         "       bnei r18, Error_Loop_1  \n\t" \\r
173                                         "       xori r18, r31, 31               \n\t" \\r
174                                         "       bnei r18, Error_Loop_1  \n\t"\r
175                                  );\r
176 \r
177         /* If this task has not branched to the error loop, then everything is ok,\r
178         and the check variable can be incremented to indicate that this task\r
179         is still running.  Then, brach back to the top to check the register\r
180         contents again. */\r
181         asm volatile (  "       lwi r18, r0, ulRegTest1CycleCount       \n\t" \\r
182                                         "       addik r18, r18, 1                                       \n\t" \\r
183                                         "       swi r18, r0, ulRegTest1CycleCount       \n\t" \\r
184                                         "                                                                               \n\t" \\r
185                                         "       bri Loop_Start_1 "\r
186                                  );\r
187 \r
188          /* The test function will branch here if it discovers an error.  This part\r
189         of the code just sits in a NULL loop, which prevents the check variable\r
190         incrementing any further to allow the check timer to recognize that this\r
191         test has failed. */\r
192         asm volatile (  "Error_Loop_1:                  \n\t" \\r
193                                         "       bri 0                           \n\t" \\r
194                                         "       nop                                     \n\t" \\r
195                                  );\r
196 \r
197         ( void ) pvParameters;\r
198 }\r
199 /*-----------------------------------------------------------*/\r
200 \r
201 void vRegisterTest2( void *pvParameters )\r
202 {\r
203         /* This task uses an infinite loop that is implemented in the assembly \r
204         code.\r
205         \r
206         First fill the registers with known values. */\r
207         asm volatile (  "       addi r16, r0, 1016      \n\t" \\r
208                                         "       addi r19, r0, 1019      \n\t" \\r
209                                         "       addi r20, r0, 1020      \n\t" \\r
210                                         "       addi r21, r0, 1021      \n\t" \\r
211                                         "       addi r22, r0, 1022      \n\t" \\r
212                                         "       addi r23, r0, 1023      \n\t" \\r
213                                         "       addi r24, r0, 1024      \n\t" \\r
214                                         "       addi r25, r0, 1025      \n\t" \\r
215                                         "       addi r26, r0, 1026      \n\t" \\r
216                                         "       addi r27, r0, 1027      \n\t" \\r
217                                         "       addi r28, r0, 1028      \n\t" \\r
218                                         "       addi r29, r0, 1029      \n\t" \\r
219                                         "       addi r30, r0, 1030      \n\t" \\r
220                                         "       addi r31, r0, 1031      \n\t" \\r
221                                         "                                                       " \\r
222                                         "Loop_Start_2:                          "\r
223                                 );\r
224 \r
225         /* Unlike vRegisterTest1, vRegisterTest2 performs a yield.  This increases\r
226         the test coverage, but does mean volatile registers need re-loading with \r
227         their exepcted values. */\r
228         taskYIELD();\r
229 \r
230         /* taskYIELD() could have changed temporaries - set them back to those\r
231         expected by the reg test task. */\r
232         asm volatile (  "       addi r3, r0, 103        \n\t" \\r
233                                         "       addi r4, r0, 104        \n\t" \\r
234                                         "       addi r6, r0, 106        \n\t" \\r
235                                         "       addi r7, r0, 107        \n\t" \\r
236                                         "       addi r8, r0, 108        \n\t" \\r
237                                         "       addi r9, r0, 109        \n\t" \\r
238                                         "       addi r10, r0, 1010      \n\t" \\r
239                                         "       addi r11, r0, 1011      \n\t" \\r
240                                         "       addi r12, r0, 1012      \n\t" \\r
241                                 );\r
242 \r
243 \r
244         /* Now test the register values to ensure they contain the same value that\r
245         was written to them above.       This task will get preempted frequently so \r
246         other tasks are likely to have executed since the register values were \r
247         written. */\r
248         asm volatile (  "       xori r18, r3, 103               \n\t" \\r
249                                         "       bnei r18, Error_Loop_2  \n\t" \\r
250                                         "       xori r18, r4, 104               \n\t" \\r
251                                         "       bnei r18, Error_Loop_2  \n\t" \\r
252                                         "       xori r18, r6, 106               \n\t" \\r
253                                         "       bnei r18, Error_Loop_2  \n\t" \\r
254                                         "       xori r18, r7, 107               \n\t" \\r
255                                         "       bnei r18, Error_Loop_2  \n\t" \\r
256                                         "       xori r18, r8, 108               \n\t" \\r
257                                         "       bnei r18, Error_Loop_2  \n\t" \\r
258                                         "       xori r18, r9, 109               \n\t" \\r
259                                         "       bnei r18, Error_Loop_2  \n\t" \\r
260                                         "       xori r18, r10, 1010             \n\t" \\r
261                                         "       bnei r18, Error_Loop_2  \n\t" \\r
262                                         "       xori r18, r11, 1011             \n\t" \\r
263                                         "       bnei r18, Error_Loop_2  \n\t" \\r
264                                         "       xori r18, r12, 1012             \n\t" \\r
265                                         "       bnei r18, Error_Loop_2  \n\t" \\r
266                                         "       xori r18, r16, 1016             \n\t" \\r
267                                         "       bnei r18, Error_Loop_2  \n\t" \\r
268                                         "       xori r18, r19, 1019             \n\t" \\r
269                                         "       bnei r18, Error_Loop_2  \n\t" \\r
270                                         "       xori r18, r20, 1020             \n\t" \\r
271                                         "       bnei r18, Error_Loop_2  \n\t" \\r
272                                         "       xori r18, r21, 1021             \n\t" \\r
273                                         "       bnei r18, Error_Loop_2  \n\t" \\r
274                                         "       xori r18, r22, 1022             \n\t" \\r
275                                         "       bnei r18, Error_Loop_2  \n\t" \\r
276                                         "       xori r18, r23, 1023             \n\t" \\r
277                                         "       bnei r18, Error_Loop_2  \n\t" \\r
278                                         "       xori r18, r24, 1024             \n\t" \\r
279                                         "       bnei r18, Error_Loop_2  \n\t" \\r
280                                         "       xori r18, r25, 1025             \n\t" \\r
281                                         "       bnei r18, Error_Loop_2  \n\t" \\r
282                                         "       xori r18, r26, 1026             \n\t" \\r
283                                         "       bnei r18, Error_Loop_2  \n\t" \\r
284                                         "       xori r18, r27, 1027             \n\t" \\r
285                                         "       bnei r18, Error_Loop_2  \n\t" \\r
286                                         "       xori r18, r28, 1028             \n\t" \\r
287                                         "       bnei r18, Error_Loop_2  \n\t" \\r
288                                         "       xori r18, r29, 1029             \n\t" \\r
289                                         "       bnei r18, Error_Loop_2  \n\t" \\r
290                                         "       xori r18, r30, 1030             \n\t" \\r
291                                         "       bnei r18, Error_Loop_2  \n\t" \\r
292                                         "       xori r18, r31, 1031             \n\t" \\r
293                                         "       bnei r18, Error_Loop_2  \n\t"\r
294                                  );\r
295 \r
296         /* If this task has not branched to the error loop, then everything is ok,\r
297         and the check variable should be incremented to indicate that this task\r
298         is still running.  Then, brach back to the top to check the registers\r
299         again. */\r
300         asm volatile (  "       lwi r18, r0, ulRegTest2CycleCount       \n\t" \\r
301                                         "       addik r18, r18, 1                                       \n\t" \\r
302                                         "       swi r18, r0, ulRegTest2CycleCount       \n\t" \\r
303                                         "                                                                               \n\t" \\r
304                                         "       bri Loop_Start_2 "\r
305                                  );\r
306 \r
307          /* The test function will branch here if it discovers an error.  This part\r
308         of the code just sits in a NULL loop, which prevents the check variable\r
309         incrementing any further to allow the check timer to recognize that this\r
310         test has failed. */\r
311         asm volatile (  "Error_Loop_2:                  \n\t" \\r
312                                         "       bri 0                           \n\t" \\r
313                                         "       nop                                     \n\t" \\r
314                                  );\r
315 \r
316         ( void ) pvParameters;\r
317 }\r
318 \r
319 \r
320 \r
321 \r
322 \r
323 \r