2 * FreeRTOS Kernel V10.0.0
\r
3 * Copyright (C) 2017 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software. If you wish to use our Amazon
\r
14 * FreeRTOS name, please do so in a fair use way that does not cause confusion.
\r
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
18 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
19 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
20 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
21 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
23 * http://www.FreeRTOS.org
\r
24 * http://aws.amazon.com/freertos
\r
26 * 1 tab == 4 spaces!
\r
29 #include "FreeRTOS.h"
\r
31 /*-----------------------------------------------------------*/
\r
33 /* Called by the startup code to initialise the run time system. */
\r
34 unsigned char __low_level_init(void);
\r
36 /*-----------------------------------------------------------*/
\r
38 unsigned char __low_level_init(void)
\r
40 unsigned char resetflag = RESF;
\r
41 unsigned char psval = 0;
\r
42 unsigned portBASE_TYPE i = 0;
\r
44 /* Setup provided by NEC. */
\r
46 portDISABLE_INTERRUPTS(); /* disable global interrupts */
\r
48 PRCMD = 0x00; /* On-chip debug mode */
\r
50 VSWC = 0x00; /* set system wait control register */
\r
51 WDTM2 = 0x00; /* WDT2 setting */
\r
52 PLLON = 0; /* PLL stop mode */
\r
53 psval = 0x0A | 0x00;
\r
54 PRCMD = psval; /* set Command Register */
\r
55 CKC = psval; /* set Clock Control Register */
\r
57 psval = 0x80; /* Set fXX and fCPU */
\r
60 PLLON = 1; /* activate PLL */
\r
61 for( i = 0; i <= 2000; i++ ) /* Wait for stabilisation */
\r
65 while( LOCK ) /* Wait for PLL frequency stabiliasation */
\r
69 SELPLL = 1; /* Set PLL mode active */
\r
70 RSTOP = 0; /* Set fR (enable) */
\r
71 BGCE0 = 0; /* Set fBRG(disable) */
\r
72 psval = 0x00; /* Stand-by setting */
\r
73 PRCMD = psval; /* set Command Register */
\r
74 PSC = psval; /* set Power Save Control Register */
\r
78 /*-----------------------------------------------------------*/
\r