1 /***********************************************************************/
3 /* PROJECT NAME : RL78G1A */
4 /* FILE : iodefine_ext.h */
5 /* DESCRIPTION : Definition of Extended SFRs */
6 /* CPU SERIES : RL78 - G1A */
7 /* CPU TYPE : R5F10ELE */
9 /* This file is generated by e2studio. */
11 /***********************************************************************/
\r
13 /************************************************************************/
\r
14 /* Header file generated from device file: */
\r
16 /* Copyright(C) 2012 Renesas */
\r
17 /* File Version V1.00 */
\r
18 /* Tool Version 1.9.7121 */
\r
19 /* Date Generated 13/11/2012 */
\r
20 /************************************************************************/
\r
22 #ifndef __IOREG_BIT_STRUCTURES
\r
23 #define __IOREG_BIT_STRUCTURES
\r
25 unsigned char no0 :1;
\r
26 unsigned char no1 :1;
\r
27 unsigned char no2 :1;
\r
28 unsigned char no3 :1;
\r
29 unsigned char no4 :1;
\r
30 unsigned char no5 :1;
\r
31 unsigned char no6 :1;
\r
32 unsigned char no7 :1;
\r
36 unsigned short no0 :1;
\r
37 unsigned short no1 :1;
\r
38 unsigned short no2 :1;
\r
39 unsigned short no3 :1;
\r
40 unsigned short no4 :1;
\r
41 unsigned short no5 :1;
\r
42 unsigned short no6 :1;
\r
43 unsigned short no7 :1;
\r
44 unsigned short no8 :1;
\r
45 unsigned short no9 :1;
\r
46 unsigned short no10 :1;
\r
47 unsigned short no11 :1;
\r
48 unsigned short no12 :1;
\r
49 unsigned short no13 :1;
\r
50 unsigned short no14 :1;
\r
51 unsigned short no15 :1;
\r
56 #ifndef IODEFINE_EXT_H
\r
57 #define IODEFINE_EXT_H
\r
103 unsigned char pim1;
\r
107 unsigned char pom0;
\r
111 unsigned char pom1;
\r
115 unsigned char pom5;
\r
119 unsigned char pom7;
\r
123 unsigned char pmc0;
\r
127 unsigned char pmc1;
\r
131 unsigned char pmc3;
\r
135 unsigned char pmc4;
\r
139 unsigned char pmc5;
\r
143 unsigned char pmc7;
\r
147 unsigned char pmc12;
\r
151 unsigned char nfen0;
\r
155 unsigned char nfen1;
\r
163 unsigned char gaidis;
\r
167 unsigned char gdidis;
\r
171 unsigned char dflctl;
\r
175 unsigned char bectl;
\r
179 unsigned char fsse;
\r
187 unsigned char mduc;
\r
191 unsigned char per0;
\r
199 unsigned char rpectl;
\r
203 unsigned char se0l;
\r
207 unsigned char ss0l;
\r
211 unsigned char st0l;
\r
215 unsigned char soe0l;
\r
219 unsigned char se1l;
\r
223 unsigned char ss1l;
\r
227 unsigned char st1l;
\r
231 unsigned char soe1l;
\r
235 unsigned char te0l;
\r
239 unsigned char ts0l;
\r
243 unsigned char tt0l;
\r
247 unsigned char toe0l;
\r
250 union un_iicctl00 {
\r
251 unsigned char iicctl00;
\r
254 union un_iicctl01 {
\r
255 unsigned char iicctl01;
\r
259 unsigned char crc0ctl;
\r
263 #define ADM2 (*(volatile union un_adm2 *)0xF0010).adm2
\r
264 #define ADM2_bit (*(volatile union un_adm2 *)0xF0010).BIT
\r
265 #define ADUL (*(volatile unsigned char *)0xF0011)
\r
266 #define ADLL (*(volatile unsigned char *)0xF0012)
\r
267 #define ADTES (*(volatile unsigned char *)0xF0013)
\r
268 #define PU0 (*(volatile union un_pu0 *)0xF0030).pu0
\r
269 #define PU0_bit (*(volatile union un_pu0 *)0xF0030).BIT
\r
270 #define PU1 (*(volatile union un_pu1 *)0xF0031).pu1
\r
271 #define PU1_bit (*(volatile union un_pu1 *)0xF0031).BIT
\r
272 #define PU3 (*(volatile union un_pu3 *)0xF0033).pu3
\r
273 #define PU3_bit (*(volatile union un_pu3 *)0xF0033).BIT
\r
274 #define PU4 (*(volatile union un_pu4 *)0xF0034).pu4
\r
275 #define PU4_bit (*(volatile union un_pu4 *)0xF0034).BIT
\r
276 #define PU5 (*(volatile union un_pu5 *)0xF0035).pu5
\r
277 #define PU5_bit (*(volatile union un_pu5 *)0xF0035).BIT
\r
278 #define PU7 (*(volatile union un_pu7 *)0xF0037).pu7
\r
279 #define PU7_bit (*(volatile union un_pu7 *)0xF0037).BIT
\r
280 #define PU12 (*(volatile union un_pu12 *)0xF003C).pu12
\r
281 #define PU12_bit (*(volatile union un_pu12 *)0xF003C).BIT
\r
282 #define PU14 (*(volatile union un_pu14 *)0xF003E).pu14
\r
283 #define PU14_bit (*(volatile union un_pu14 *)0xF003E).BIT
\r
284 #define PIM0 (*(volatile union un_pim0 *)0xF0040).pim0
\r
285 #define PIM0_bit (*(volatile union un_pim0 *)0xF0040).BIT
\r
286 #define PIM1 (*(volatile union un_pim1 *)0xF0041).pim1
\r
287 #define PIM1_bit (*(volatile union un_pim1 *)0xF0041).BIT
\r
288 #define POM0 (*(volatile union un_pom0 *)0xF0050).pom0
\r
289 #define POM0_bit (*(volatile union un_pom0 *)0xF0050).BIT
\r
290 #define POM1 (*(volatile union un_pom1 *)0xF0051).pom1
\r
291 #define POM1_bit (*(volatile union un_pom1 *)0xF0051).BIT
\r
292 #define POM5 (*(volatile union un_pom5 *)0xF0055).pom5
\r
293 #define POM5_bit (*(volatile union un_pom5 *)0xF0055).BIT
\r
294 #define POM7 (*(volatile union un_pom7 *)0xF0057).pom7
\r
295 #define POM7_bit (*(volatile union un_pom7 *)0xF0057).BIT
\r
296 #define PMC0 (*(volatile union un_pmc0 *)0xF0060).pmc0
\r
297 #define PMC0_bit (*(volatile union un_pmc0 *)0xF0060).BIT
\r
298 #define PMC1 (*(volatile union un_pmc1 *)0xF0061).pmc1
\r
299 #define PMC1_bit (*(volatile union un_pmc1 *)0xF0061).BIT
\r
300 #define PMC3 (*(volatile union un_pmc3 *)0xF0063).pmc3
\r
301 #define PMC3_bit (*(volatile union un_pmc3 *)0xF0063).BIT
\r
302 #define PMC4 (*(volatile union un_pmc4 *)0xF0064).pmc4
\r
303 #define PMC4_bit (*(volatile union un_pmc4 *)0xF0064).BIT
\r
304 #define PMC5 (*(volatile union un_pmc5 *)0xF0065).pmc5
\r
305 #define PMC5_bit (*(volatile union un_pmc5 *)0xF0065).BIT
\r
306 #define PMC7 (*(volatile union un_pmc7 *)0xF0067).pmc7
\r
307 #define PMC7_bit (*(volatile union un_pmc7 *)0xF0067).BIT
\r
308 #define PMC12 (*(volatile union un_pmc12 *)0xF006C).pmc12
\r
309 #define PMC12_bit (*(volatile union un_pmc12 *)0xF006C).BIT
\r
310 #define NFEN0 (*(volatile union un_nfen0 *)0xF0070).nfen0
\r
311 #define NFEN0_bit (*(volatile union un_nfen0 *)0xF0070).BIT
\r
312 #define NFEN1 (*(volatile union un_nfen1 *)0xF0071).nfen1
\r
313 #define NFEN1_bit (*(volatile union un_nfen1 *)0xF0071).BIT
\r
314 #define ISC (*(volatile union un_isc *)0xF0073).isc
\r
315 #define ISC_bit (*(volatile union un_isc *)0xF0073).BIT
\r
316 #define TIS0 (*(volatile unsigned char *)0xF0074)
\r
317 #define ADPC (*(volatile unsigned char *)0xF0076)
\r
318 #define PIOR (*(volatile unsigned char *)0xF0077)
\r
319 #define IAWCTL (*(volatile unsigned char *)0xF0078)
\r
320 #define GAIDIS (*(volatile union un_gaidis *)0xF007C).gaidis
\r
321 #define GAIDIS_bit (*(volatile union un_gaidis *)0xF007C).BIT
\r
322 #define GDIDIS (*(volatile union un_gdidis *)0xF007D).gdidis
\r
323 #define GDIDIS_bit (*(volatile union un_gdidis *)0xF007D).BIT
\r
324 #define PRDSEL (*(volatile unsigned short *)0xF007E)
\r
325 #define TOOLEN (*(volatile unsigned char *)0xF0080)
\r
326 #define BPAL0 (*(volatile unsigned char *)0xF0081)
\r
327 #define BPAH0 (*(volatile unsigned char *)0xF0082)
\r
328 #define BPAS0 (*(volatile unsigned char *)0xF0083)
\r
329 #define BACDVL0 (*(volatile unsigned char *)0xF0084)
\r
330 #define BACDVH0 (*(volatile unsigned char *)0xF0085)
\r
331 #define BACDML0 (*(volatile unsigned char *)0xF0086)
\r
332 #define BACDMH0 (*(volatile unsigned char *)0xF0087)
\r
333 #define MONMOD (*(volatile unsigned char *)0xF0088)
\r
334 #define DFLCTL (*(volatile union un_dflctl *)0xF0090).dflctl
\r
335 #define DFLCTL_bit (*(volatile union un_dflctl *)0xF0090).BIT
\r
336 #define HIOTRM (*(volatile unsigned char *)0xF00A0)
\r
337 #define BECTL (*(volatile union un_bectl *)0xF00A1).bectl
\r
338 #define BECTL_bit (*(volatile union un_bectl *)0xF00A1).BIT
\r
339 #define HOCODIV (*(volatile unsigned char *)0xF00A8)
\r
340 #define TEMPCAL0 (*(volatile unsigned char *)0xF00AC)
\r
341 #define TEMPCAL1 (*(volatile unsigned char *)0xF00AD)
\r
342 #define TEMPCAL2 (*(volatile unsigned char *)0xF00AE)
\r
343 #define TEMPCAL3 (*(volatile unsigned char *)0xF00AF)
\r
344 #define FLSEC (*(volatile unsigned short *)0xF00B0)
\r
345 #define FLFSWS (*(volatile unsigned short *)0xF00B2)
\r
346 #define FLFSWE (*(volatile unsigned short *)0xF00B4)
\r
347 #define FSSET (*(volatile unsigned char *)0xF00B6)
\r
348 #define FSSE (*(volatile union un_fsse *)0xF00B7).fsse
\r
349 #define FSSE_bit (*(volatile union un_fsse *)0xF00B7).BIT
\r
350 #define FLFADL (*(volatile unsigned short *)0xF00B8)
\r
351 #define FLFADH (*(volatile unsigned char *)0xF00BA)
\r
352 #define PFCMD (*(volatile unsigned char *)0xF00C0)
\r
353 #define PFS (*(volatile union un_pfs *)0xF00C1).pfs
\r
354 #define PFS_bit (*(volatile union un_pfs *)0xF00C1).BIT
\r
355 #define FLRL (*(volatile unsigned short *)0xF00C2)
\r
356 #define FLRH (*(volatile unsigned short *)0xF00C4)
\r
357 #define FLWE (*(volatile unsigned char *)0xF00C6)
\r
358 #define FLRE (*(volatile unsigned char *)0xF00C7)
\r
359 #define FLTMS (*(volatile unsigned short *)0xF00C8)
\r
360 #define DFLMC (*(volatile unsigned short *)0xF00CA)
\r
361 #define FLMCL (*(volatile unsigned short *)0xF00CC)
\r
362 #define FLMCH (*(volatile unsigned char *)0xF00CE)
\r
363 #define FSCTL (*(volatile unsigned char *)0xF00CF)
\r
364 #define ICEADR (*(volatile unsigned short *)0xF00D0)
\r
365 #define ICEDAT (*(volatile unsigned short *)0xF00D2)
\r
366 #define MDCL (*(volatile unsigned short *)0xF00E0)
\r
367 #define MDCH (*(volatile unsigned short *)0xF00E2)
\r
368 #define MDUC (*(volatile union un_mduc *)0xF00E8).mduc
\r
369 #define MDUC_bit (*(volatile union un_mduc *)0xF00E8).BIT
\r
370 #define PER0 (*(volatile union un_per0 *)0xF00F0).per0
\r
371 #define PER0_bit (*(volatile union un_per0 *)0xF00F0).BIT
\r
372 #define OSMC (*(volatile unsigned char *)0xF00F3)
\r
373 #define RMC (*(volatile union un_rmc *)0xF00F4).rmc
\r
374 #define RMC_bit (*(volatile union un_rmc *)0xF00F4).BIT
\r
375 #define RPECTL (*(volatile union un_rpectl *)0xF00F5).rpectl
\r
376 #define RPECTL_bit (*(volatile union un_rpectl *)0xF00F5).BIT
\r
377 #define BCDADJ (*(volatile unsigned char *)0xF00FE)
\r
378 #define VECTCTRL (*(volatile unsigned char *)0xF00FF)
\r
379 #define SSR00 (*(volatile unsigned short *)0xF0100)
\r
380 #define SSR00L (*(volatile unsigned char *)0xF0100)
\r
381 #define SSR01 (*(volatile unsigned short *)0xF0102)
\r
382 #define SSR01L (*(volatile unsigned char *)0xF0102)
\r
383 #define SSR02 (*(volatile unsigned short *)0xF0104)
\r
384 #define SSR02L (*(volatile unsigned char *)0xF0104)
\r
385 #define SSR03 (*(volatile unsigned short *)0xF0106)
\r
386 #define SSR03L (*(volatile unsigned char *)0xF0106)
\r
387 #define SIR00 (*(volatile unsigned short *)0xF0108)
\r
388 #define SIR00L (*(volatile unsigned char *)0xF0108)
\r
389 #define SIR01 (*(volatile unsigned short *)0xF010A)
\r
390 #define SIR01L (*(volatile unsigned char *)0xF010A)
\r
391 #define SIR02 (*(volatile unsigned short *)0xF010C)
\r
392 #define SIR02L (*(volatile unsigned char *)0xF010C)
\r
393 #define SIR03 (*(volatile unsigned short *)0xF010E)
\r
394 #define SIR03L (*(volatile unsigned char *)0xF010E)
\r
395 #define SMR00 (*(volatile unsigned short *)0xF0110)
\r
396 #define SMR01 (*(volatile unsigned short *)0xF0112)
\r
397 #define SMR02 (*(volatile unsigned short *)0xF0114)
\r
398 #define SMR03 (*(volatile unsigned short *)0xF0116)
\r
399 #define SCR00 (*(volatile unsigned short *)0xF0118)
\r
400 #define SCR01 (*(volatile unsigned short *)0xF011A)
\r
401 #define SCR02 (*(volatile unsigned short *)0xF011C)
\r
402 #define SCR03 (*(volatile unsigned short *)0xF011E)
\r
403 #define SE0 (*(volatile unsigned short *)0xF0120)
\r
404 #define SE0L (*(volatile union un_se0l *)0xF0120).se0l
\r
405 #define SE0L_bit (*(volatile union un_se0l *)0xF0120).BIT
\r
406 #define SS0 (*(volatile unsigned short *)0xF0122)
\r
407 #define SS0L (*(volatile union un_ss0l *)0xF0122).ss0l
\r
408 #define SS0L_bit (*(volatile union un_ss0l *)0xF0122).BIT
\r
409 #define ST0 (*(volatile unsigned short *)0xF0124)
\r
410 #define ST0L (*(volatile union un_st0l *)0xF0124).st0l
\r
411 #define ST0L_bit (*(volatile union un_st0l *)0xF0124).BIT
\r
412 #define SPS0 (*(volatile unsigned short *)0xF0126)
\r
413 #define SPS0L (*(volatile unsigned char *)0xF0126)
\r
414 #define SO0 (*(volatile unsigned short *)0xF0128)
\r
415 #define SOE0 (*(volatile unsigned short *)0xF012A)
\r
416 #define SOE0L (*(volatile union un_soe0l *)0xF012A).soe0l
\r
417 #define SOE0L_bit (*(volatile union un_soe0l *)0xF012A).BIT
\r
418 #define EDR00 (*(volatile unsigned short *)0xF012C)
\r
419 #define EDR00L (*(volatile unsigned char *)0xF012C)
\r
420 #define EDR01 (*(volatile unsigned short *)0xF012E)
\r
421 #define EDR01L (*(volatile unsigned char *)0xF012E)
\r
422 #define EDR02 (*(volatile unsigned short *)0xF0130)
\r
423 #define EDR02L (*(volatile unsigned char *)0xF0130)
\r
424 #define EDR03 (*(volatile unsigned short *)0xF0132)
\r
425 #define EDR03L (*(volatile unsigned char *)0xF0132)
\r
426 #define SOL0 (*(volatile unsigned short *)0xF0134)
\r
427 #define SOL0L (*(volatile unsigned char *)0xF0134)
\r
428 #define SSC0 (*(volatile unsigned short *)0xF0138)
\r
429 #define SSC0L (*(volatile unsigned char *)0xF0138)
\r
430 #define SSR10 (*(volatile unsigned short *)0xF0140)
\r
431 #define SSR10L (*(volatile unsigned char *)0xF0140)
\r
432 #define SSR11 (*(volatile unsigned short *)0xF0142)
\r
433 #define SSR11L (*(volatile unsigned char *)0xF0142)
\r
434 #define SIR10 (*(volatile unsigned short *)0xF0148)
\r
435 #define SIR10L (*(volatile unsigned char *)0xF0148)
\r
436 #define SIR11 (*(volatile unsigned short *)0xF014A)
\r
437 #define SIR11L (*(volatile unsigned char *)0xF014A)
\r
438 #define SMR10 (*(volatile unsigned short *)0xF0150)
\r
439 #define SMR11 (*(volatile unsigned short *)0xF0152)
\r
440 #define SCR10 (*(volatile unsigned short *)0xF0158)
\r
441 #define SCR11 (*(volatile unsigned short *)0xF015A)
\r
442 #define SE1 (*(volatile unsigned short *)0xF0160)
\r
443 #define SE1L (*(volatile union un_se1l *)0xF0160).se1l
\r
444 #define SE1L_bit (*(volatile union un_se1l *)0xF0160).BIT
\r
445 #define SS1 (*(volatile unsigned short *)0xF0162)
\r
446 #define SS1L (*(volatile union un_ss1l *)0xF0162).ss1l
\r
447 #define SS1L_bit (*(volatile union un_ss1l *)0xF0162).BIT
\r
448 #define ST1 (*(volatile unsigned short *)0xF0164)
\r
449 #define ST1L (*(volatile union un_st1l *)0xF0164).st1l
\r
450 #define ST1L_bit (*(volatile union un_st1l *)0xF0164).BIT
\r
451 #define SPS1 (*(volatile unsigned short *)0xF0166)
\r
452 #define SPS1L (*(volatile unsigned char *)0xF0166)
\r
453 #define SO1 (*(volatile unsigned short *)0xF0168)
\r
454 #define SOE1 (*(volatile unsigned short *)0xF016A)
\r
455 #define SOE1L (*(volatile union un_soe1l *)0xF016A).soe1l
\r
456 #define SOE1L_bit (*(volatile union un_soe1l *)0xF016A).BIT
\r
457 #define EDR10 (*(volatile unsigned short *)0xF016C)
\r
458 #define EDR10L (*(volatile unsigned char *)0xF016C)
\r
459 #define EDR11 (*(volatile unsigned short *)0xF016E)
\r
460 #define EDR11L (*(volatile unsigned char *)0xF016E)
\r
461 #define SOL1 (*(volatile unsigned short *)0xF0174)
\r
462 #define SOL1L (*(volatile unsigned char *)0xF0174)
\r
463 #define TCR00 (*(volatile unsigned short *)0xF0180)
\r
464 #define TCR01 (*(volatile unsigned short *)0xF0182)
\r
465 #define TCR02 (*(volatile unsigned short *)0xF0184)
\r
466 #define TCR03 (*(volatile unsigned short *)0xF0186)
\r
467 #define TCR04 (*(volatile unsigned short *)0xF0188)
\r
468 #define TCR05 (*(volatile unsigned short *)0xF018A)
\r
469 #define TCR06 (*(volatile unsigned short *)0xF018C)
\r
470 #define TCR07 (*(volatile unsigned short *)0xF018E)
\r
471 #define TMR00 (*(volatile unsigned short *)0xF0190)
\r
472 #define TMR01 (*(volatile unsigned short *)0xF0192)
\r
473 #define TMR02 (*(volatile unsigned short *)0xF0194)
\r
474 #define TMR03 (*(volatile unsigned short *)0xF0196)
\r
475 #define TMR04 (*(volatile unsigned short *)0xF0198)
\r
476 #define TMR05 (*(volatile unsigned short *)0xF019A)
\r
477 #define TMR06 (*(volatile unsigned short *)0xF019C)
\r
478 #define TMR07 (*(volatile unsigned short *)0xF019E)
\r
479 #define TSR00 (*(volatile unsigned short *)0xF01A0)
\r
480 #define TSR00L (*(volatile unsigned char *)0xF01A0)
\r
481 #define TSR01 (*(volatile unsigned short *)0xF01A2)
\r
482 #define TSR01L (*(volatile unsigned char *)0xF01A2)
\r
483 #define TSR02 (*(volatile unsigned short *)0xF01A4)
\r
484 #define TSR02L (*(volatile unsigned char *)0xF01A4)
\r
485 #define TSR03 (*(volatile unsigned short *)0xF01A6)
\r
486 #define TSR03L (*(volatile unsigned char *)0xF01A6)
\r
487 #define TSR04 (*(volatile unsigned short *)0xF01A8)
\r
488 #define TSR04L (*(volatile unsigned char *)0xF01A8)
\r
489 #define TSR05 (*(volatile unsigned short *)0xF01AA)
\r
490 #define TSR05L (*(volatile unsigned char *)0xF01AA)
\r
491 #define TSR06 (*(volatile unsigned short *)0xF01AC)
\r
492 #define TSR06L (*(volatile unsigned char *)0xF01AC)
\r
493 #define TSR07 (*(volatile unsigned short *)0xF01AE)
\r
494 #define TSR07L (*(volatile unsigned char *)0xF01AE)
\r
495 #define TE0 (*(volatile unsigned short *)0xF01B0)
\r
496 #define TE0L (*(volatile union un_te0l *)0xF01B0).te0l
\r
497 #define TE0L_bit (*(volatile union un_te0l *)0xF01B0).BIT
\r
498 #define TS0 (*(volatile unsigned short *)0xF01B2)
\r
499 #define TS0L (*(volatile union un_ts0l *)0xF01B2).ts0l
\r
500 #define TS0L_bit (*(volatile union un_ts0l *)0xF01B2).BIT
\r
501 #define TT0 (*(volatile unsigned short *)0xF01B4)
\r
502 #define TT0L (*(volatile union un_tt0l *)0xF01B4).tt0l
\r
503 #define TT0L_bit (*(volatile union un_tt0l *)0xF01B4).BIT
\r
504 #define TPS0 (*(volatile unsigned short *)0xF01B6)
\r
505 #define TO0 (*(volatile unsigned short *)0xF01B8)
\r
506 #define TO0L (*(volatile unsigned char *)0xF01B8)
\r
507 #define TOE0 (*(volatile unsigned short *)0xF01BA)
\r
508 #define TOE0L (*(volatile union un_toe0l *)0xF01BA).toe0l
\r
509 #define TOE0L_bit (*(volatile union un_toe0l *)0xF01BA).BIT
\r
510 #define TOL0 (*(volatile unsigned short *)0xF01BC)
\r
511 #define TOL0L (*(volatile unsigned char *)0xF01BC)
\r
512 #define TOM0 (*(volatile unsigned short *)0xF01BE)
\r
513 #define TOM0L (*(volatile unsigned char *)0xF01BE)
\r
514 #define IICCTL00 (*(volatile union un_iicctl00 *)0xF0230).iicctl00
\r
515 #define IICCTL00_bit (*(volatile union un_iicctl00 *)0xF0230).BIT
\r
516 #define IICCTL01 (*(volatile union un_iicctl01 *)0xF0231).iicctl01
\r
517 #define IICCTL01_bit (*(volatile union un_iicctl01 *)0xF0231).BIT
\r
518 #define IICWL0 (*(volatile unsigned char *)0xF0232)
\r
519 #define IICWH0 (*(volatile unsigned char *)0xF0233)
\r
520 #define SVA0 (*(volatile unsigned char *)0xF0234)
\r
521 #define IICSE0 (*(volatile unsigned char *)0xF0235)
\r
522 #define CRC0CTL (*(volatile union un_crc0ctl *)0xF02F0).crc0ctl
\r
523 #define CRC0CTL_bit (*(volatile union un_crc0ctl *)0xF02F0).BIT
\r
524 #define PGCRCL (*(volatile unsigned short *)0xF02F2)
\r
525 #define CRCD (*(volatile unsigned short *)0xF02FA)
\r
530 #define ADTYP ADM2_bit.no0
\r
531 #define AWC ADM2_bit.no2
\r
532 #define ADRCK ADM2_bit.no3
\r
533 #define DFLEN DFLCTL_bit.no0
\r
534 #define BRSAM BECTL_bit.no0
\r
535 #define ESQST FSSE_bit.no7
\r
536 #define DIVST MDUC_bit.no0
\r
537 #define MACSF MDUC_bit.no1
\r
538 #define MACOF MDUC_bit.no2
\r
539 #define MDSM MDUC_bit.no3
\r
540 #define MACMODE MDUC_bit.no6
\r
541 #define DIVMODE MDUC_bit.no7
\r
542 #define TAU0EN PER0_bit.no0
\r
543 #define SAU0EN PER0_bit.no2
\r
544 #define SAU1EN PER0_bit.no3
\r
545 #define IICA0EN PER0_bit.no4
\r
546 #define ADCEN PER0_bit.no5
\r
547 #define RTCEN PER0_bit.no7
\r
548 #define PAENB RMC_bit.no0
\r
549 #define WDVOL RMC_bit.no7
\r
550 #define RPEF RPECTL_bit.no0
\r
551 #define RPERDIS RPECTL_bit.no7
\r
552 #define SPT0 IICCTL00_bit.no0
\r
553 #define STT0 IICCTL00_bit.no1
\r
554 #define ACKE0 IICCTL00_bit.no2
\r
555 #define WTIM0 IICCTL00_bit.no3
\r
556 #define SPIE0 IICCTL00_bit.no4
\r
557 #define WREL0 IICCTL00_bit.no5
\r
558 #define LREL0 IICCTL00_bit.no6
\r
559 #define IICE0 IICCTL00_bit.no7
\r
560 #define PRS0 IICCTL01_bit.no0
\r
561 #define DFC0 IICCTL01_bit.no2
\r
562 #define SMC0 IICCTL01_bit.no3
\r
563 #define DAD0 IICCTL01_bit.no4
\r
564 #define CLD0 IICCTL01_bit.no5
\r
565 #define WUP0 IICCTL01_bit.no7
\r
566 #define CRC0EN CRC0CTL_bit.no7
\r
569 Interrupt vector addresses
\r