1 /***********************************************************************************************************************
\r
3 * This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. No
\r
4 * other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
\r
5 * applicable laws, including copyright laws.
\r
6 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
\r
7 * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY,
\r
8 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. TO THE MAXIMUM
\r
9 * EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES
\r
10 * SHALL BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS
\r
11 * SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
\r
12 * Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability of
\r
13 * this software. By using this software, you agree to the additional terms and conditions found by accessing the
\r
15 * http://www.renesas.com/disclaimer
\r
17 * Copyright (C) 2012 Renesas Electronics Corporation. All rights reserved.
\r
18 ***********************************************************************************************************************/
\r
19 /***********************************************************************************************************************
\r
20 * File Name : dbsct.c
\r
22 * Description : Defines the structure of the ROM and RAM areas.
\r
23 ***********************************************************************************************************************/
\r
24 /***********************************************************************************************************************
\r
25 * History : DD.MM.YYYY Version Description
\r
26 * : 26.10.2011 1.00 First Release
\r
27 ***********************************************************************************************************************/
\r
29 /***********************************************************************************************************************
\r
30 Includes <System Includes> , "Project Includes"
\r
31 ***********************************************************************************************************************/
\r
32 /* Defines type structures used in this file */
35 /* Preprocessor directive */
39 #pragma section C C$DSEC
41 /* MCU ROM and RAM structure definition */
43 uint8_t *rom_s; /* Start address of the initialized data section in ROM */
44 uint8_t *rom_e; /* End address of the initialized data section in ROM */
45 uint8_t *ram_s; /* Start address of the initialized data section in RAM */
47 { __sectop("D"), __secend("D"), __sectop("R") },
48 { __sectop("D_2"), __secend("D_2"), __sectop("R_2") },
49 { __sectop("D_1"), __secend("D_1"), __sectop("R_1") }
53 #pragma section C C$BSEC
55 /* MCU ROM and RAM structure definition */
57 uint8_t *b_s; /* Start address of non-initialized data section */
58 uint8_t *b_e; /* End address of non-initialized data section */
60 { __sectop("B"), __secend("B") },
61 { __sectop("B_2"), __secend("B_2") },
62 { __sectop("B_1"), __secend("B_1") }
68 /* CTBL prevents excessive output of L1100 messages when linking.
69 Even if CTBL is deleted, the operation of the program does not change. */
70 uint8_t * const _CTBL[] = {
71 __sectop("C_1"), __sectop("C_2"), __sectop("C"),
72 __sectop("W_1"), __sectop("W_2"), __sectop("W")
75 /* Preprocessor directive */
78 /* This is to ensure compatibility with new L section in version 1.1 and up of the RXC compiler. Do not remove! */
\r
80 const unsigned long deadSpace = 0xDEADDEAD;
\r