git.sur5r.net Git - freertos/blob - FreeRTOS/Demo/RX700_RX71M_RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni

   1 [DebugChecksum]\r
   2 Checksum=-126027898\r
   3 [CodeCoverage]\r
   4 Enabled=_ 0\r
   5 [Stack]\r
   6 FillEnabled=0\r
   7 OverflowWarningsEnabled=1\r
   8 WarningThreshold=90\r
   9 SpWarningsEnabled=1\r
  10 WarnLogOnly=1\r
  11 UseTrigger=1\r
  12 TriggerName=main\r
  13 LimitSize=0\r
  14 ByteLimit=50\r
  15 [CallStack]\r
  16 ShowArgs=0\r
  17 [Disassembly]\r
  18 MixedMode=1\r
  19 [E1/E20]\r
  20 BlockBits=15\r
  21 B0=1,0\r
  22 B1=1,1024\r
  23 B2=1,2048\r
  24 B3=1,3072\r
  25 StartEnabled=0\r
  26 StartSymbol=\r
  27 StopEnabled=0\r
  28 StopSymbol=\r
  29 RecordingCondition=0\r
  30 TraceMode=0\r
  31 TraceOutput=0\r
  32 TraceType=0\r
  33 TraceCapacity=0\r
  34 TraceRestart=0\r
  35 TraceTimeStamp=0\r
  36 TraceTimestampDivision=0\r
  37 TraceDataTransfer=1\r
  38 TraceStackOperation=1\r
  39 TraceStringOperation=1\r
  40 TraceArithmeticalOperation=1\r
  41 TraceLogicalOperation=1\r
  42 TraceBitOperation=1\r
  43 TraceFPU=1\r
  44 TraceException=1\r
  45 OperatingFrequency=0.000000\r
  46 PerfEnabled=0\r
  47 PerfCondition=0,0\r
  48 PerfDisplayTime=0,0\r
  49 PerfOnlyOnce=0,0\r
  50 PerfUse64Bit=0\r
  51 ChipName=R5F571ML\r
  52 PinMode=0\r
  53 RegMode=0\r
  54 Endian=0\r
  55 ExtMemBlockNum=55\r
  56 ExtMemEndian_000=0                                  \r
  57 ExtMemCondAccess_000=0                                  \r
  58 ExtMemEndian_001=0                                  \r
  59 ExtMemCondAccess_001=0                                  \r
  60 ExtMemEndian_002=0                                  \r
  61 ExtMemCondAccess_002=0                                  \r
  62 ExtMemEndian_003=0                                  \r
  63 ExtMemCondAccess_003=0                                  \r
  64 ExtMemEndian_004=0                                  \r
  65 ExtMemCondAccess_004=0                                  \r
  66 ExtMemEndian_005=0                                  \r
  67 ExtMemCondAccess_005=0                                  \r
  68 ExtMemEndian_006=0                                  \r
  69 ExtMemCondAccess_006=0                                  \r
  70 ExtMemEndian_007=0                                  \r
  71 ExtMemCondAccess_007=0                                  \r
  72 ExtMemEndian_008=0                                  \r
  73 ExtMemCondAccess_008=0                                  \r
  74 ExtMemEndian_009=0                                  \r
  75 ExtMemCondAccess_009=0                                  \r
  76 ExtMemEndian_010=0                                  \r
  77 ExtMemCondAccess_010=0                                  \r
  78 ExtMemEndian_011=0                                  \r
  79 ExtMemCondAccess_011=0                                  \r
  80 ExtMemEndian_012=0                                  \r
  81 ExtMemCondAccess_012=0                                  \r
  82 ExtMemEndian_013=0                                  \r
  83 ExtMemCondAccess_013=0                                  \r
  84 ExtMemEndian_014=0                                  \r
  85 ExtMemCondAccess_014=0                                  \r
  86 ExtMemEndian_015=0                                  \r
  87 ExtMemCondAccess_015=0                                  \r
  88 ExtMemEndian_016=0                                  \r
  89 ExtMemCondAccess_016=0                                  \r
  90 ExtMemEndian_017=0                                  \r
  91 ExtMemCondAccess_017=0                                  \r
  92 ExtMemEndian_018=0                                  \r
  93 ExtMemCondAccess_018=0                                  \r
  94 ExtMemEndian_019=0                                  \r
  95 ExtMemCondAccess_019=0                                  \r
  96 ExtMemEndian_020=0                                  \r
  97 ExtMemCondAccess_020=0                                  \r
  98 ExtMemEndian_021=0                                  \r
  99 ExtMemCondAccess_021=0                                  \r
 100 ExtMemEndian_022=0                                  \r
 101 ExtMemCondAccess_022=0                                  \r
 102 ExtMemEndian_023=0                                  \r
 103 ExtMemCondAccess_023=0                                  \r
 104 ExtMemEndian_024=0                                  \r
 105 ExtMemCondAccess_024=0                                  \r
 106 ExtMemEndian_025=0                                  \r
 107 ExtMemCondAccess_025=0                                  \r
 108 ExtMemEndian_026=0                                  \r
 109 ExtMemCondAccess_026=0                                  \r
 110 ExtMemEndian_027=0                                  \r
 111 ExtMemCondAccess_027=0                                  \r
 112 ExtMemEndian_028=0                                  \r
 113 ExtMemCondAccess_028=0                                  \r
 114 ExtMemEndian_029=0                                  \r
 115 ExtMemCondAccess_029=0                                  \r
 116 ExtMemEndian_030=0                                  \r
 117 ExtMemCondAccess_030=0                                  \r
 118 ExtMemEndian_031=0                                  \r
 119 ExtMemCondAccess_031=0                                  \r
 120 ExtMemEndian_032=0                                  \r
 121 ExtMemCondAccess_032=0                                  \r
 122 ExtMemEndian_033=0                                  \r
 123 ExtMemCondAccess_033=0                                  \r
 124 ExtMemEndian_034=0                                  \r
 125 ExtMemCondAccess_034=0                                  \r
 126 ExtMemEndian_035=0                                  \r
 127 ExtMemCondAccess_035=0                                  \r
 128 ExtMemEndian_036=0                                  \r
 129 ExtMemCondAccess_036=0                                  \r
 130 ExtMemEndian_037=0                                  \r
 131 ExtMemCondAccess_037=0                                  \r
 132 ExtMemEndian_038=0                                  \r
 133 ExtMemCondAccess_038=0                                  \r
 134 ExtMemEndian_039=0                                  \r
 135 ExtMemCondAccess_039=0                                  \r
 136 ExtMemEndian_040=0                                  \r
 137 ExtMemCondAccess_040=0                                  \r
 138 ExtMemEndian_041=0                                  \r
 139 ExtMemCondAccess_041=0                                  \r
 140 ExtMemEndian_042=0                                  \r
 141 ExtMemCondAccess_042=0                                  \r
 142 ExtMemEndian_043=0                                  \r
 143 ExtMemCondAccess_043=0                                  \r
 144 ExtMemEndian_044=0                                  \r
 145 ExtMemCondAccess_044=0                                  \r
 146 ExtMemEndian_045=0                                  \r
 147 ExtMemCondAccess_045=0                                  \r
 148 ExtMemEndian_046=0                                  \r
 149 ExtMemCondAccess_046=0                                  \r
 150 ExtMemEndian_047=0                                  \r
 151 ExtMemCondAccess_047=0                                  \r
 152 ExtMemEndian_048=0                                  \r
 153 ExtMemCondAccess_048=0                                  \r
 154 ExtMemEndian_049=0                                  \r
 155 ExtMemCondAccess_049=0                                  \r
 156 ExtMemEndian_050=0                                  \r
 157 ExtMemCondAccess_050=0                                  \r
 158 ExtMemEndian_051=0                                  \r
 159 ExtMemCondAccess_051=0                                  \r
 160 ExtMemEndian_052=0                                  \r
 161 ExtMemCondAccess_052=0                                  \r
 162 ExtMemEndian_053=0                                  \r
 163 ExtMemCondAccess_053=0                                  \r
 164 ExtMemEndian_054=0                                  \r
 165 ExtMemCondAccess_054=0                                  \r
 166 InputClock=25.000000\r
 167 ICLK=240.000000\r
 168 AllowClkSrcChange=0\r
 169 WorkRamStart=4096\r
 170 ComunicationSelect=0\r
 171 UseExtal=1\r
 172 JtagClock=10\r
 173 FINE=2000000\r
 174 EraseFlash=1,0\r
 175 DebugFlags=0,0\r
 176 EmulatorMode=0\r
 177 PowerTargetFromEmulator=1\r
 178 Voltage=0\r
 179 UseExtFlashFile_0=0\r
 180 ExtFlashFile_0=\r
 181 EraseExtFlashBeforeDownload_0=0\r
 182 UseExtFlashFile_1=0\r
 183 ExtFlashFile_1=\r
 184 EraseExtFlashBeforeDownload_1=0\r
 185 UseExtFlashFile_2=0\r
 186 ExtFlashFile_2=\r
 187 EraseExtFlashBeforeDownload_2=0\r
 188 UseExtFlashFile_3=0\r
 189 ExtFlashFile_3=\r
 190 EraseExtFlashBeforeDownload_3=0\r
 191 NeedInitExtMem=0\r
 192 NeedInit=0\r
 193 [CallStackLog]\r
 194 Enabled=0\r
 195 [CallStackStripe]\r
 196 ShowTiming=1\r
 197 [InterruptLog]\r
 198 LogEnabled=0\r
 199 GraphEnabled=0\r
 200 ShowTimeLog=1\r
 201 SumEnabled=0\r
 202 ShowTimeSum=1\r
 203 SumSortOrder=0\r
 204 [DataLog]\r
 205 LogEnabled=0\r
 206 GraphEnabled=0\r
 207 ShowTimeLog=1\r
 208 SumEnabled=0\r
 209 ShowTimeSum=1\r
 210 [Breakpoints2]\r
 211 Count=0\r
 212 [Interrupts]\r
 213 Enabled=1\r
 214 [MemoryMap]\r
 215 Enabled=0\r
 216 Base=0\r
 217 UseAuto=0\r
 218 TypeViolation=1\r
 219 UnspecRange=1\r
 220 ActionState=1\r
 221 [Simulator]\r
 222 Freq=98000000\r
 223 [DataSample]\r
 224 LogEnabled=0\r
 225 GraphEnabled=0\r
 226 ShowTimeLog=1\r
 227 [DriverProfiling]\r
 228 Enabled=0\r
 229 Mode=1\r
 230 Graph=0\r
 231 Symbiont=0\r
 232 Exclusions=\r
 233 [Log file]\r
 234 LoggingEnabled=_ 0\r
 235 LogFile=_ ""\r
 236 Category=_ 0\r
 237 [TermIOLog]\r
 238 LoggingEnabled=_ 0\r
 239 LogFile=_ ""\r
 240 [Breakpoints]\r
 241 Count=0\r
 242 [Monitor Execution]\r
 243 Leave target running=0\r
 244 Release target=0\r
 245 [Trace1]\r
 246 Enabled=0\r
 247 ShowSource=1\r
 248 [Aliases]\r
 249 Count=0\r
 250 SuppressDialog=0\r