2 * FreeRTOS Kernel V10.0.0
\r
3 * Copyright (C) 2017 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software. If you wish to use our Amazon
\r
14 * FreeRTOS name, please do so in a fair use way that does not cause confusion.
\r
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
18 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
19 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
20 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
21 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
23 * http://www.FreeRTOS.org
\r
24 * http://aws.amazon.com/freertos
\r
26 * 1 tab == 4 spaces!
\r
30 * This file contains the non-portable and therefore RX specific parts of the
\r
31 * IntQueue standard demo task - namely the configuration of the timers that
\r
32 * generate the interrupts and the interrupt entry points.
\r
35 /* Scheduler includes. */
\r
36 #include "FreeRTOS.h"
\r
39 /* Demo includes. */
\r
40 #include "IntQueueTimer.h"
\r
41 #include "IntQueue.h"
\r
43 #define tmrTIMER_0_1_FREQUENCY ( 2000UL )
\r
44 #define tmrTIMER_2_3_FREQUENCY ( 2301UL )
\r
46 void vInitialiseTimerForIntQueueTest( void )
\r
48 /* Ensure interrupts do not start until full configuration is complete. */
\r
49 portENTER_CRITICAL();
\r
51 /* Give write access. */
\r
52 SYSTEM.PRCR.WORD = 0xa502;
\r
54 /* Cascade two 8bit timer channels to generate the interrupts.
\r
55 8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are
\r
56 utilised for this test. */
\r
58 /* Enable the timers. */
\r
59 SYSTEM.MSTPCRA.BIT.MSTPA5 = 0;
\r
60 SYSTEM.MSTPCRA.BIT.MSTPA4 = 0;
\r
62 /* Enable compare match A interrupt request. */
\r
63 TMR0.TCR.BIT.CMIEA = 1;
\r
64 TMR2.TCR.BIT.CMIEA = 1;
\r
66 /* Clear the timer on compare match A. */
\r
67 TMR0.TCR.BIT.CCLR = 1;
\r
68 TMR2.TCR.BIT.CCLR = 1;
\r
70 /* Set the compare match value. */
\r
71 TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
\r
72 TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
\r
74 /* 16 bit operation ( count from timer 1,2 ). */
\r
75 TMR0.TCCR.BIT.CSS = 3;
\r
76 TMR2.TCCR.BIT.CSS = 3;
\r
78 /* Use PCLK as the input. */
\r
79 TMR1.TCCR.BIT.CSS = 1;
\r
80 TMR3.TCCR.BIT.CSS = 1;
\r
82 /* Divide PCLK by 8. */
\r
83 TMR1.TCCR.BIT.CKS = 2;
\r
84 TMR3.TCCR.BIT.CKS = 2;
\r
86 /* Enable TMR 0, 2 interrupts. */
\r
87 TMR0.TCR.BIT.CMIEA = 1;
\r
88 TMR2.TCR.BIT.CMIEA = 1;
\r
90 /* Set priority and enable interrupt. */
\r
91 ICU.SLIBXR128.BYTE = 3; /* Three is TMR0 compare match A. */
\r
92 IPR( PERIB, INTB128 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1;
\r
93 IEN( PERIB, INTB128 ) = 1;
\r
95 /* Ensure that the flag is set to 0, otherwise the interrupt will not be
\r
97 IR( PERIB, INTB128 ) = 0;
\r
99 /* Do the same for TMR2, but to vector 129. */
\r
100 ICU.SLIBXR129.BYTE = 9; /* Nine is TMR2 compare match A. */
\r
101 IPR( PERIB, INTB129 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 2;
\r
102 IEN( PERIB, INTB129 ) = 1;
\r
103 IR( PERIB, INTB129 ) = 0;
\r
105 portEXIT_CRITICAL();
\r
107 /*-----------------------------------------------------------*/
\r
111 void vIntQTimerISR0( void ) __attribute__ ((interrupt));
\r
112 void vIntQTimerISR1( void ) __attribute__ ((interrupt));
\r
114 void vIntQTimerISR0( void )
\r
116 /* Enable interrupts to allow interrupt nesting. */
\r
117 __asm volatile( "setpsw i" );
\r
119 portYIELD_FROM_ISR( xFirstTimerHandler() );
\r
121 /*-----------------------------------------------------------*/
\r
123 void vIntQTimerISR1( void )
\r
125 /* Enable interrupts to allow interrupt nesting. */
\r
126 __asm volatile( "setpsw i" );
\r
128 portYIELD_FROM_ISR( xSecondTimerHandler() );
\r
131 #endif /* __GNUC__ */
\r
132 /*-----------------------------------------------------------*/
\r
136 #pragma vector = VECT_PERIB_INTB128
\r
137 __interrupt void vT0_1InterruptHandler( void )
\r
139 __enable_interrupt();
\r
140 portYIELD_FROM_ISR( xFirstTimerHandler() );
\r
142 /*-----------------------------------------------------------*/
\r
144 #pragma vector = VECT_PERIB_INTB129
\r
145 __interrupt void vT2_3InterruptHandler( void )
\r
147 __enable_interrupt();
\r
148 portYIELD_FROM_ISR( xSecondTimerHandler() );
\r
151 #endif /* __ICCRX__ */
\r