2 FreeRTOS V7.5.0 - Copyright (C) 2013 Real Time Engineers Ltd.
\r
4 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
6 ***************************************************************************
\r
8 * FreeRTOS provides completely free yet professionally developed, *
\r
9 * robust, strictly quality controlled, supported, and cross *
\r
10 * platform software that has become a de facto standard. *
\r
12 * Help yourself get started quickly and support the FreeRTOS *
\r
13 * project by purchasing a FreeRTOS tutorial book, reference *
\r
14 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
18 ***************************************************************************
\r
20 This file is part of the FreeRTOS distribution.
\r
22 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
23 the terms of the GNU General Public License (version 2) as published by the
\r
24 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
26 >>! NOTE: The modification to the GPL is included to allow you to distribute
\r
27 >>! a combined work that includes FreeRTOS without being obliged to provide
\r
28 >>! the source code for proprietary components outside of the FreeRTOS
\r
31 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
32 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
33 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
34 link: http://www.freertos.org/a00114.html
\r
38 ***************************************************************************
\r
40 * Having a problem? Start by reading the FAQ "My application does *
\r
41 * not run, what could be wrong?" *
\r
43 * http://www.FreeRTOS.org/FAQHelp.html *
\r
45 ***************************************************************************
\r
47 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
48 license and Real Time Engineers Ltd. contact details.
\r
50 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
51 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
52 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
54 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
55 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
56 licenses offer ticketed support, indemnification and middleware.
\r
58 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
59 engineered and independently SIL3 certified version for use in safety and
\r
60 mission critical applications that require provable dependability.
\r
66 * Basic interrupt driven driver for the EMAC peripheral. This driver is not
\r
67 * reentrant as with uIP the buffers are only ever accessed from a single task.
\r
69 * The simple buffer management used within uIP allows the EMAC driver to also
\r
70 * be simplistic. The driver contained within the lwIP demo is more
\r
78 + Corrected the byte order when writing the MAC address to the MAC.
\r
79 + Support added for MII interfaces. Previously only RMII was supported.
\r
83 + The MII interface is now the default.
\r
84 + Modified the initialisation sequence slightly to allow auto init more
\r
89 + Also read the EMAC_RSR register in the EMAC ISR as a work around the
\r
90 the EMAC bug that can reset the RX bit in EMAC_ISR register before the
\r
95 + Corrected the Rx frame length mask when obtaining the length from the
\r
100 /* Standard includes. */
\r
101 #include <string.h>
\r
103 /* Scheduler includes. */
\r
104 #include "FreeRTOS.h"
\r
105 #include "semphr.h"
\r
108 /* uIP includes. */
\r
111 /* Hardware specific includes. */
\r
116 /* USE_RMII_INTERFACE must be defined as 1 to use an RMII interface, or 0
\r
117 to use an MII interface. */
\r
118 #define USE_RMII_INTERFACE 0
\r
120 /* The buffer addresses written into the descriptors must be aligned so the
\r
121 last few bits are zero. These bits have special meaning for the EMAC
\r
122 peripheral and cannot be used as part of the address. */
\r
123 #define emacADDRESS_MASK ( ( unsigned long ) 0xFFFFFFFC )
\r
125 /* Bit used within the address stored in the descriptor to mark the last
\r
126 descriptor in the array. */
\r
127 #define emacRX_WRAP_BIT ( ( unsigned long ) 0x02 )
\r
129 /* Bit used within the Tx descriptor status to indicate whether the
\r
130 descriptor is under the control of the EMAC or the software. */
\r
131 #define emacTX_BUF_USED ( ( unsigned long ) 0x80000000 )
\r
133 /* A short delay is used to wait for a buffer to become available, should
\r
134 one not be immediately available when trying to transmit a frame. */
\r
135 #define emacBUFFER_WAIT_DELAY ( 2 )
\r
136 #define emacMAX_WAIT_CYCLES ( configTICK_RATE_HZ / 40 )
\r
138 /* Misc defines. */
\r
139 #define emacINTERRUPT_LEVEL ( 5 )
\r
140 #define emacNO_DELAY ( 0 )
\r
141 #define emacTOTAL_FRAME_HEADER_SIZE ( 54 )
\r
142 #define emacPHY_INIT_DELAY ( 5000 / portTICK_RATE_MS )
\r
143 #define emacRESET_KEY ( ( unsigned long ) 0xA5000000 )
\r
144 #define emacRESET_LENGTH ( ( unsigned long ) ( 0x01 << 8 ) )
\r
146 /* The Atmel header file only defines the TX frame length mask. */
\r
147 #define emacRX_LENGTH_FRAME ( 0xfff )
\r
149 /*-----------------------------------------------------------*/
\r
152 * Prototype for the EMAC interrupt asm wrapper.
\r
154 extern void vEMACISREntry( void );
\r
157 * Prototype for the EMAC interrupt function - called by the asm wrapper.
\r
159 __arm void vEMACISR( void );
\r
162 * Initialise both the Tx and Rx descriptors used by the EMAC.
\r
164 static void prvSetupDescriptors(void);
\r
167 * Write our MAC address into the EMAC. The MAC address is set as one of the
\r
170 static void prvSetupMACAddress( void );
\r
173 * Configure the EMAC and AIC for EMAC interrupts.
\r
175 static void prvSetupEMACInterrupt( void );
\r
178 * Some initialisation functions taken from the Atmel EMAC sample code.
\r
180 static void vReadPHY( unsigned char ucPHYAddress, unsigned char ucAddress, unsigned long *pulValue );
\r
181 #if USE_RMII_INTERFACE != 1
\r
182 static void vWritePHY( unsigned char ucPHYAddress, unsigned char ucAddress, unsigned long ulValue);
\r
184 static portBASE_TYPE xGetLinkSpeed( void );
\r
185 static portBASE_TYPE prvProbePHY( void );
\r
187 /*-----------------------------------------------------------*/
\r
189 /* Buffer written to by the EMAC DMA. Must be aligned as described by the
\r
190 comment above the emacADDRESS_MASK definition. */
\r
191 #pragma data_alignment=8
\r
192 static volatile char pcRxBuffer[ NB_RX_BUFFERS * ETH_RX_BUFFER_SIZE ];
\r
194 /* Buffer read by the EMAC DMA. Must be aligned as described by he comment
\r
195 above the emacADDRESS_MASK definition. */
\r
196 #pragma data_alignment=8
\r
197 static char pcTxBuffer[ NB_TX_BUFFERS * ETH_TX_BUFFER_SIZE ];
\r
199 /* Descriptors used to communicate between the program and the EMAC peripheral.
\r
200 These descriptors hold the locations and state of the Rx and Tx buffers. */
\r
201 static volatile AT91S_TxTdDescriptor xTxDescriptors[ NB_TX_BUFFERS ];
\r
202 static volatile AT91S_RxTdDescriptor xRxDescriptors[ NB_RX_BUFFERS ];
\r
204 /* The IP and Ethernet addresses are read from the uIP setup. */
\r
205 const char cMACAddress[ 6 ] = { UIP_ETHADDR0, UIP_ETHADDR1, UIP_ETHADDR2, UIP_ETHADDR3, UIP_ETHADDR4, UIP_ETHADDR5 };
\r
206 const unsigned char ucIPAddress[ 4 ] = { UIP_IPADDR0, UIP_IPADDR1, UIP_IPADDR2, UIP_IPADDR3 };
\r
208 /* The semaphore used by the EMAC ISR to wake the EMAC task. */
\r
209 static xSemaphoreHandle xSemaphore = NULL;
\r
211 /*-----------------------------------------------------------*/
\r
213 xSemaphoreHandle xEMACInit( void )
\r
215 /* Code supplied by Atmel (modified) --------------------*/
\r
217 /* disable pull up on RXDV => PHY normal mode (not in test mode),
\r
218 PHY has internal pull down. */
\r
219 AT91C_BASE_PIOB->PIO_PPUDR = 1 << 15;
\r
221 #if USE_RMII_INTERFACE != 1
\r
222 /* PHY has internal pull down : set MII mode. */
\r
223 AT91C_BASE_PIOB->PIO_PPUDR= 1 << 16;
\r
226 /* clear PB18 <=> PHY powerdown. */
\r
227 AT91F_PIO_CfgOutput( AT91C_BASE_PIOB, 1 << 18 ) ;
\r
228 AT91F_PIO_ClearOutput( AT91C_BASE_PIOB, 1 << 18) ;
\r
230 /* After PHY power up, hardware reset. */
\r
231 AT91C_BASE_RSTC->RSTC_RMR = emacRESET_KEY | emacRESET_LENGTH;
\r
232 AT91C_BASE_RSTC->RSTC_RCR = emacRESET_KEY | AT91C_RSTC_EXTRST;
\r
234 /* Wait for hardware reset end. */
\r
235 while( !( AT91C_BASE_RSTC->RSTC_RSR & AT91C_RSTC_NRSTL ) )
\r
241 /* EMAC IO init for EMAC-PHY com. Remove EF100 config. */
\r
242 AT91F_EMAC_CfgPIO();
\r
244 /* Enable com between EMAC PHY.
\r
246 Enable management port. */
\r
247 AT91C_BASE_EMAC->EMAC_NCR |= AT91C_EMAC_MPE;
\r
249 /* MDC = MCK/32. */
\r
250 AT91C_BASE_EMAC->EMAC_NCFGR |= ( 2 ) << 10;
\r
252 /* Wait for PHY auto init end (rather crude delay!). */
\r
253 vTaskDelay( emacPHY_INIT_DELAY );
\r
255 /* PHY configuration. */
\r
256 #if USE_RMII_INTERFACE != 1
\r
258 unsigned long ulControl;
\r
260 /* PHY has internal pull down : disable MII isolate. */
\r
261 vReadPHY( AT91C_PHY_ADDR, MII_BMCR, &ulControl );
\r
262 vReadPHY( AT91C_PHY_ADDR, MII_BMCR, &ulControl );
\r
263 ulControl &= ~BMCR_ISOLATE;
\r
264 vWritePHY( AT91C_PHY_ADDR, MII_BMCR, ulControl );
\r
268 /* Disable management port again. */
\r
269 AT91C_BASE_EMAC->EMAC_NCR &= ~AT91C_EMAC_MPE;
\r
271 #if USE_RMII_INTERFACE != 1
\r
272 /* Enable EMAC in MII mode, enable clock ERXCK and ETXCK. */
\r
273 AT91C_BASE_EMAC->EMAC_USRIO = AT91C_EMAC_CLKEN ;
\r
275 /* Enable EMAC in RMII mode, enable RMII clock (50MHz from oscillator
\r
277 AT91C_BASE_EMAC->EMAC_USRIO = AT91C_EMAC_RMII | AT91C_EMAC_CLKEN ;
\r
280 /* End of code supplied by Atmel ------------------------*/
\r
282 /* Setup the buffers and descriptors. */
\r
283 prvSetupDescriptors();
\r
285 /* Load our MAC address into the EMAC. */
\r
286 prvSetupMACAddress();
\r
288 /* Try to connect. */
\r
289 if( prvProbePHY() )
\r
291 /* Enable the interrupt! */
\r
292 prvSetupEMACInterrupt();
\r
297 /*-----------------------------------------------------------*/
\r
299 long lEMACSend( void )
\r
301 static unsigned portBASE_TYPE uxTxBufferIndex = 0;
\r
302 portBASE_TYPE xWaitCycles = 0;
\r
303 long lReturn = pdPASS;
\r
306 /* Is a buffer available? */
\r
307 while( !( xTxDescriptors[ uxTxBufferIndex ].U_Status.status & AT91C_TRANSMIT_OK ) )
\r
309 /* There is no room to write the Tx data to the Tx buffer. Wait a
\r
310 short while, then try again. */
\r
312 if( xWaitCycles > emacMAX_WAIT_CYCLES )
\r
320 vTaskDelay( emacBUFFER_WAIT_DELAY );
\r
324 /* lReturn will only be pdPASS if a buffer is available. */
\r
325 if( lReturn == pdPASS )
\r
327 /* Copy the headers into the Tx buffer. These will be in the uIP buffer. */
\r
328 pcBuffer = ( char * ) xTxDescriptors[ uxTxBufferIndex ].addr;
\r
329 memcpy( ( void * ) pcBuffer, ( void * ) uip_buf, emacTOTAL_FRAME_HEADER_SIZE );
\r
330 if( uip_len > emacTOTAL_FRAME_HEADER_SIZE )
\r
332 memcpy( ( void * ) &( pcBuffer[ emacTOTAL_FRAME_HEADER_SIZE ] ), ( void * ) uip_appdata, ( uip_len - emacTOTAL_FRAME_HEADER_SIZE ) );
\r
336 portENTER_CRITICAL();
\r
338 if( uxTxBufferIndex >= ( NB_TX_BUFFERS - 1 ) )
\r
340 /* Fill out the necessary in the descriptor to get the data sent. */
\r
341 xTxDescriptors[ uxTxBufferIndex ].U_Status.status = ( uip_len & ( unsigned long ) AT91C_LENGTH_FRAME )
\r
342 | AT91C_LAST_BUFFER
\r
343 | AT91C_TRANSMIT_WRAP;
\r
344 uxTxBufferIndex = 0;
\r
348 /* Fill out the necessary in the descriptor to get the data sent. */
\r
349 xTxDescriptors[ uxTxBufferIndex ].U_Status.status = ( uip_len & ( unsigned long ) AT91C_LENGTH_FRAME )
\r
350 | AT91C_LAST_BUFFER;
\r
354 AT91C_BASE_EMAC->EMAC_NCR |= AT91C_EMAC_TSTART;
\r
356 portEXIT_CRITICAL();
\r
361 /*-----------------------------------------------------------*/
\r
363 unsigned long ulEMACPoll( void )
\r
365 static unsigned portBASE_TYPE ulNextRxBuffer = 0;
\r
366 unsigned long ulSectionLength = 0, ulLengthSoFar = 0, ulEOF = pdFALSE;
\r
369 /* Skip any fragments. */
\r
370 while( ( xRxDescriptors[ ulNextRxBuffer ].addr & AT91C_OWNERSHIP_BIT ) && !( xRxDescriptors[ ulNextRxBuffer ].U_Status.status & AT91C_SOF ) )
\r
372 /* Mark the buffer as free again. */
\r
373 xRxDescriptors[ ulNextRxBuffer ].addr &= ~( AT91C_OWNERSHIP_BIT );
\r
375 if( ulNextRxBuffer >= NB_RX_BUFFERS )
\r
377 ulNextRxBuffer = 0;
\r
381 /* Is there a packet ready? */
\r
383 while( ( xRxDescriptors[ ulNextRxBuffer ].addr & AT91C_OWNERSHIP_BIT ) && !ulSectionLength )
\r
385 pcSource = ( char * )( xRxDescriptors[ ulNextRxBuffer ].addr & emacADDRESS_MASK );
\r
386 ulSectionLength = xRxDescriptors[ ulNextRxBuffer ].U_Status.status & emacRX_LENGTH_FRAME;
\r
388 if( ulSectionLength == 0 )
\r
390 /* The frame is longer than the buffer pointed to by this
\r
391 descriptor so copy the entire buffer to uIP - then move onto
\r
392 the next descriptor to get the rest of the frame. */
\r
393 if( ( ulLengthSoFar + ETH_RX_BUFFER_SIZE ) <= UIP_BUFSIZE )
\r
395 memcpy( &( uip_buf[ ulLengthSoFar ] ), pcSource, ETH_RX_BUFFER_SIZE );
\r
396 ulLengthSoFar += ETH_RX_BUFFER_SIZE;
\r
401 /* This is the last section of the frame. Copy the section to
\r
403 if( ulSectionLength < UIP_BUFSIZE )
\r
405 /* The section length holds the length of the entire frame.
\r
406 ulLengthSoFar holds the length of the frame sections already
\r
407 copied to uIP, so the length of the final section is
\r
408 ulSectionLength - ulLengthSoFar; */
\r
409 if( ulSectionLength > ulLengthSoFar )
\r
411 memcpy( &( uip_buf[ ulLengthSoFar ] ), pcSource, ( ulSectionLength - ulLengthSoFar ) );
\r
415 /* Is this the last buffer for the frame? If not why? */
\r
416 ulEOF = xRxDescriptors[ ulNextRxBuffer ].U_Status.status & AT91C_EOF;
\r
419 /* Mark the buffer as free again. */
\r
420 xRxDescriptors[ ulNextRxBuffer ].addr &= ~( AT91C_OWNERSHIP_BIT );
\r
422 /* Increment to the next buffer, wrapping if necessary. */
\r
424 if( ulNextRxBuffer >= NB_RX_BUFFERS )
\r
426 ulNextRxBuffer = 0;
\r
430 /* If we obtained data but for some reason did not find the end of the
\r
431 frame then discard the data as it must contain an error. */
\r
434 ulSectionLength = 0;
\r
437 return ulSectionLength;
\r
439 /*-----------------------------------------------------------*/
\r
441 static void prvSetupDescriptors(void)
\r
443 unsigned portBASE_TYPE xIndex;
\r
444 unsigned long ulAddress;
\r
446 /* Initialise xRxDescriptors descriptor. */
\r
447 for( xIndex = 0; xIndex < NB_RX_BUFFERS; ++xIndex )
\r
449 /* Calculate the address of the nth buffer within the array. */
\r
450 ulAddress = ( unsigned long )( pcRxBuffer + ( xIndex * ETH_RX_BUFFER_SIZE ) );
\r
452 /* Write the buffer address into the descriptor. The DMA will place
\r
453 the data at this address when this descriptor is being used. Mask off
\r
454 the bottom bits of the address as these have special meaning. */
\r
455 xRxDescriptors[ xIndex ].addr = ulAddress & emacADDRESS_MASK;
\r
458 /* The last buffer has the wrap bit set so the EMAC knows to wrap back
\r
459 to the first buffer. */
\r
460 xRxDescriptors[ NB_RX_BUFFERS - 1 ].addr |= emacRX_WRAP_BIT;
\r
462 /* Initialise xTxDescriptors. */
\r
463 for( xIndex = 0; xIndex < NB_TX_BUFFERS; ++xIndex )
\r
465 /* Calculate the address of the nth buffer within the array. */
\r
466 ulAddress = ( unsigned long )( pcTxBuffer + ( xIndex * ETH_TX_BUFFER_SIZE ) );
\r
468 /* Write the buffer address into the descriptor. The DMA will read
\r
469 data from here when the descriptor is being used. */
\r
470 xTxDescriptors[ xIndex ].addr = ulAddress & emacADDRESS_MASK;
\r
471 xTxDescriptors[ xIndex ].U_Status.status = AT91C_TRANSMIT_OK;
\r
474 /* The last buffer has the wrap bit set so the EMAC knows to wrap back
\r
475 to the first buffer. */
\r
476 xTxDescriptors[ NB_TX_BUFFERS - 1 ].U_Status.status = AT91C_TRANSMIT_WRAP | AT91C_TRANSMIT_OK;
\r
478 /* Tell the EMAC where to find the descriptors. */
\r
479 AT91C_BASE_EMAC->EMAC_RBQP = ( unsigned long ) xRxDescriptors;
\r
480 AT91C_BASE_EMAC->EMAC_TBQP = ( unsigned long ) xTxDescriptors;
\r
482 /* Clear all the bits in the receive status register. */
\r
483 AT91C_BASE_EMAC->EMAC_RSR = ( AT91C_EMAC_OVR | AT91C_EMAC_REC | AT91C_EMAC_BNA );
\r
485 /* Enable the copy of data into the buffers, ignore broadcasts,
\r
486 and don't copy FCS. */
\r
487 AT91C_BASE_EMAC->EMAC_NCFGR |= ( AT91C_EMAC_CAF | AT91C_EMAC_NBC | AT91C_EMAC_DRFCS);
\r
489 /* Enable Rx and Tx, plus the stats register. */
\r
490 AT91C_BASE_EMAC->EMAC_NCR |= ( AT91C_EMAC_TE | AT91C_EMAC_RE | AT91C_EMAC_WESTAT );
\r
492 /*-----------------------------------------------------------*/
\r
494 static void prvSetupMACAddress( void )
\r
496 /* Must be written SA1L then SA1H. */
\r
497 AT91C_BASE_EMAC->EMAC_SA1L = ( ( unsigned long ) cMACAddress[ 3 ] << 24 ) |
\r
498 ( ( unsigned long ) cMACAddress[ 2 ] << 16 ) |
\r
499 ( ( unsigned long ) cMACAddress[ 1 ] << 8 ) |
\r
502 AT91C_BASE_EMAC->EMAC_SA1H = ( ( unsigned long ) cMACAddress[ 5 ] << 8 ) |
\r
505 /*-----------------------------------------------------------*/
\r
507 static void prvSetupEMACInterrupt( void )
\r
509 /* Create the semaphore used to trigger the EMAC task. */
\r
510 vSemaphoreCreateBinary( xSemaphore );
\r
513 /* We start by 'taking' the semaphore so the ISR can 'give' it when the
\r
514 first interrupt occurs. */
\r
515 xSemaphoreTake( xSemaphore, emacNO_DELAY );
\r
516 portENTER_CRITICAL();
\r
518 /* We want to interrupt on Rx events. */
\r
519 AT91C_BASE_EMAC->EMAC_IER = AT91C_EMAC_RCOMP;
\r
521 /* Enable the interrupts in the AIC. */
\r
522 AT91F_AIC_ConfigureIt( AT91C_BASE_AIC, AT91C_ID_EMAC, emacINTERRUPT_LEVEL, AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL, ( void (*)( void ) ) vEMACISREntry );
\r
523 AT91F_AIC_EnableIt( AT91C_BASE_AIC, AT91C_ID_EMAC );
\r
525 portEXIT_CRITICAL();
\r
528 /*-----------------------------------------------------------*/
\r
530 __arm void vEMACISR( void )
\r
532 volatile unsigned long ulIntStatus, ulRxStatus;
\r
533 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
\r
535 ulIntStatus = AT91C_BASE_EMAC->EMAC_ISR;
\r
536 ulRxStatus = AT91C_BASE_EMAC->EMAC_RSR;
\r
538 if( ( ulIntStatus & AT91C_EMAC_RCOMP ) || ( ulRxStatus & AT91C_EMAC_REC ) )
\r
540 /* A frame has been received, signal the uIP task so it can process
\r
541 the Rx descriptors. */
\r
542 xSemaphoreGiveFromISR( xSemaphore, &xHigherPriorityTaskWoken );
\r
543 AT91C_BASE_EMAC->EMAC_RSR = AT91C_EMAC_REC;
\r
546 /* If a task was woken by either a character being received or a character
\r
547 being transmitted then we may need to switch to another task. */
\r
548 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
\r
550 /* Clear the interrupt. */
\r
551 AT91C_BASE_AIC->AIC_EOICR = 0;
\r
553 /*-----------------------------------------------------------*/
\r
558 * The following functions are initialisation functions taken from the Atmel
\r
559 * EMAC sample code.
\r
562 static portBASE_TYPE prvProbePHY( void )
\r
564 unsigned long ulPHYId1, ulPHYId2, ulStatus;
\r
565 portBASE_TYPE xReturn = pdPASS;
\r
567 /* Code supplied by Atmel (reformatted) -----------------*/
\r
569 /* Enable management port */
\r
570 AT91C_BASE_EMAC->EMAC_NCR |= AT91C_EMAC_MPE;
\r
571 AT91C_BASE_EMAC->EMAC_NCFGR |= ( 2 ) << 10;
\r
573 /* Read the PHY ID. */
\r
574 vReadPHY( AT91C_PHY_ADDR, MII_PHYSID1, &ulPHYId1 );
\r
575 vReadPHY( AT91C_PHY_ADDR, MII_PHYSID2, &ulPHYId2 );
\r
580 Bits 3:0 Revision Number Four bit manufacturer
\92s revision number.
\r
581 0001 stands for Rev. A, etc.
\r
583 if( ( ( ulPHYId1 << 16 ) | ( ulPHYId2 & 0xfff0 ) ) != MII_DM9161_ID )
\r
585 /* Did not expect this ID. */
\r
590 ulStatus = xGetLinkSpeed();
\r
592 if( ulStatus != pdPASS )
\r
598 /* Disable management port */
\r
599 AT91C_BASE_EMAC->EMAC_NCR &= ~AT91C_EMAC_MPE;
\r
601 /* End of code supplied by Atmel ------------------------*/
\r
605 /*-----------------------------------------------------------*/
\r
607 static void vReadPHY( unsigned char ucPHYAddress, unsigned char ucAddress, unsigned long *pulValue )
\r
609 /* Code supplied by Atmel (reformatted) ----------------------*/
\r
611 AT91C_BASE_EMAC->EMAC_MAN = (AT91C_EMAC_SOF & (0x01<<30))
\r
612 | (2 << 16) | (2 << 28)
\r
613 | ((ucPHYAddress & 0x1f) << 23)
\r
614 | (ucAddress << 18);
\r
616 /* Wait until IDLE bit in Network Status register is cleared. */
\r
617 while( !( AT91C_BASE_EMAC->EMAC_NSR & AT91C_EMAC_IDLE ) )
\r
622 *pulValue = ( AT91C_BASE_EMAC->EMAC_MAN & 0x0000ffff );
\r
624 /* End of code supplied by Atmel ------------------------*/
\r
626 /*-----------------------------------------------------------*/
\r
628 #if USE_RMII_INTERFACE != 1
\r
629 static void vWritePHY( unsigned char ucPHYAddress, unsigned char ucAddress, unsigned long ulValue )
\r
631 /* Code supplied by Atmel (reformatted) ----------------------*/
\r
633 AT91C_BASE_EMAC->EMAC_MAN = (( AT91C_EMAC_SOF & (0x01<<30))
\r
634 | (2 << 16) | (1 << 28)
\r
635 | ((ucPHYAddress & 0x1f) << 23)
\r
636 | (ucAddress << 18))
\r
637 | (ulValue & 0xffff);
\r
639 /* Wait until IDLE bit in Network Status register is cleared */
\r
640 while( !( AT91C_BASE_EMAC->EMAC_NSR & AT91C_EMAC_IDLE ) )
\r
645 /* End of code supplied by Atmel ------------------------*/
\r
648 /*-----------------------------------------------------------*/
\r
650 static portBASE_TYPE xGetLinkSpeed( void )
\r
652 unsigned long ulBMSR, ulBMCR, ulLPA, ulMACCfg, ulSpeed, ulDuplex;
\r
654 /* Code supplied by Atmel (reformatted) -----------------*/
\r
656 /* Link status is latched, so read twice to get current value */
\r
657 vReadPHY(AT91C_PHY_ADDR, MII_BMSR, &ulBMSR);
\r
658 vReadPHY(AT91C_PHY_ADDR, MII_BMSR, &ulBMSR);
\r
660 if( !( ulBMSR & BMSR_LSTATUS ) )
\r
666 vReadPHY(AT91C_PHY_ADDR, MII_BMCR, &ulBMCR);
\r
667 if (ulBMCR & BMCR_ANENABLE)
\r
669 /* AutoNegotiation is enabled. */
\r
670 if (!(ulBMSR & BMSR_ANEGCOMPLETE))
\r
672 /* Auto-negotiation in progress. */
\r
676 vReadPHY(AT91C_PHY_ADDR, MII_LPA, &ulLPA);
\r
677 if( ( ulLPA & LPA_100FULL ) || ( ulLPA & LPA_100HALF ) )
\r
679 ulSpeed = SPEED_100;
\r
683 ulSpeed = SPEED_10;
\r
686 if( ( ulLPA & LPA_100FULL ) || ( ulLPA & LPA_10FULL ) )
\r
688 ulDuplex = DUPLEX_FULL;
\r
692 ulDuplex = DUPLEX_HALF;
\r
697 ulSpeed = ( ulBMCR & BMCR_SPEED100 ) ? SPEED_100 : SPEED_10;
\r
698 ulDuplex = ( ulBMCR & BMCR_FULLDPLX ) ? DUPLEX_FULL : DUPLEX_HALF;
\r
701 /* Update the MAC */
\r
702 ulMACCfg = AT91C_BASE_EMAC->EMAC_NCFGR & ~( AT91C_EMAC_SPD | AT91C_EMAC_FD );
\r
703 if( ulSpeed == SPEED_100 )
\r
705 if( ulDuplex == DUPLEX_FULL )
\r
707 /* 100 Full Duplex */
\r
708 AT91C_BASE_EMAC->EMAC_NCFGR = ulMACCfg | AT91C_EMAC_SPD | AT91C_EMAC_FD;
\r
712 /* 100 Half Duplex */
\r
713 AT91C_BASE_EMAC->EMAC_NCFGR = ulMACCfg | AT91C_EMAC_SPD;
\r
718 if (ulDuplex == DUPLEX_FULL)
\r
720 /* 10 Full Duplex */
\r
721 AT91C_BASE_EMAC->EMAC_NCFGR = ulMACCfg | AT91C_EMAC_FD;
\r
725 /* 10 Half Duplex */
\r
726 AT91C_BASE_EMAC->EMAC_NCFGR = ulMACCfg;
\r
730 /* End of code supplied by Atmel ------------------------*/
\r